|
|
5c908a29f5
|
updates scc
|
2022-07-07 19:24:36 +02:00 |
|
|
|
20ae2af4e5
|
updates scc
|
2022-07-07 09:38:03 +02:00 |
|
|
|
cb6af695b9
|
removes instruction decoder
|
2022-06-20 00:39:47 +02:00 |
|
|
|
0fd9c94067
|
refactors decoder as separate component
|
2022-06-19 16:53:00 +02:00 |
|
|
|
41116a975e
|
update dbt-rie-core
|
2022-06-18 18:05:22 +02:00 |
|
|
|
17241844f8
|
removes compilation of unneded files
|
2022-06-10 07:20:04 +02:00 |
|
|
|
fb12440c83
|
add lz4 to ISS standalone build
|
2022-06-02 08:45:24 +02:00 |
|
|
|
2c8cc745c8
|
update dbt-rise-tgc
|
2022-06-02 08:36:15 +02:00 |
|
|
|
f0bdfbe970
|
update dbt-rise-tgc with fixed ISS build
|
2022-05-31 11:05:49 +02:00 |
|
|
|
9108da6b4a
|
update dbt-rise-tgc
|
2022-05-30 22:16:03 +02:00 |
|
|
|
8dd499a88f
|
fix generation of non-exception code
|
2022-05-30 22:04:24 +02:00 |
|
|
|
cc9a94c3b8
|
update dbt-rise-tgc
|
2022-05-30 14:18:32 +02:00 |
|
|
|
9200a3bbef
|
fix setup to work with previous code gen
|
2022-05-30 14:08:33 +02:00 |
|
|
|
8da5dc278d
|
update to pull in unified src layout
|
2022-05-30 07:49:50 +02:00 |
|
|
|
56435e44ec
|
fix exception handling for memory debug accesses
|
2022-05-13 17:02:06 +02:00 |
|
|
|
cf7ed3e752
|
update to latest CoreDSL generator and SCC
|
2022-05-11 18:55:30 +02:00 |
|
|
|
8f1cadfacf
|
update SCC
|
2022-05-10 16:17:24 +02:00 |
|
|
|
4661129b8b
|
update generate script
|
2022-05-10 16:13:56 +02:00 |
|
|
|
fd037c1b40
|
update dbt-rise-tgc
|
2022-05-08 15:27:22 +02:00 |
|
|
|
6cec3f1634
|
update tgc and scc
|
2022-05-07 17:22:47 +02:00 |
|
|
|
e4c2d3083b
|
update iss
|
2022-04-29 17:40:48 +02:00 |
|
|
|
6f1813d153
|
extend instrumentation interface
|
2022-04-26 17:14:46 +02:00 |
|
|
|
d9986b66c9
|
update scc to latest
|
2022-04-24 16:28:32 +02:00 |
|
|
|
b4ac62ab5a
|
update TGC and SCC
|
2022-04-13 11:42:18 +02:00 |
|
|
|
60d0cef378
|
update iss
|
2022-04-13 07:50:44 +02:00 |
|
|
|
933747abb7
|
update scc
|
2022-04-12 10:30:55 +02:00 |
|
|
|
d1fdd972e0
|
update submodules
|
2022-04-10 18:56:01 +02:00 |
|
|
|
a51173c4a8
|
update submodules and locations
|
2022-04-09 14:55:56 +02:00 |
|
|
|
92d3c75db0
|
update iss/scc
|
2022-04-06 20:55:18 +02:00 |
|
|
|
a66d15e69e
|
update scc
|
2022-04-06 07:30:13 +02:00 |
|
|
|
4bcf6ebc08
|
update scc
|
2022-04-05 13:34:16 +02:00 |
|
|
|
f5d4598162
|
update coredsl generator
|
2022-04-01 22:25:08 +02:00 |
|
|
|
74e08ae011
|
update coredsl generator
|
2022-04-01 21:36:03 +02:00 |
|
|
|
34dd7db4fe
|
adapt mip reg to privileged spec
|
2022-03-31 20:33:45 +02:00 |
|
|
|
20cf5796ad
|
update dbt-rise-tgc
|
2022-03-28 14:10:59 +02:00 |
|
|
|
64e55dc7d5
|
update dbt-rise-tgc
|
2022-03-27 20:51:36 +02:00 |
|
|
|
aa2fc8c99b
|
remove mcounteren in M-mode only wrapper
|
2022-03-27 17:21:55 +02:00 |
|
|
|
80f8da4e31
|
add TCM
|
2022-03-27 15:52:42 +02:00 |
|
|
|
8564228d46
|
add TGC_X with DMR
|
2022-03-26 10:48:31 +01:00 |
|
|
|
9465b2c7e3
|
add HWL csr access and update env
|
2022-03-25 11:34:21 +01:00 |
|
|
|
a02492db51
|
update dbt-rise-tgc
|
2022-03-20 17:43:13 +01:00 |
|
|
|
5ed197ef1b
|
update coredsl
|
2022-03-19 08:45:26 +01:00 |
|
|
|
825e2afd4d
|
add TGC_A fixes
|
2022-03-14 15:38:46 +01:00 |
|
|
|
9ee6d6f09b
|
update generator
|
2022-03-09 21:54:17 +01:00 |
|
|
|
6d4bc98651
|
update coredsl generator implementation
|
2022-03-09 21:26:44 +01:00 |
|
|
|
4dc6de3625
|
change interpreter structure and update CoreDSL generator to v2.0.2
|
2022-03-06 15:13:29 +01:00 |
|
|
|
47e6582498
|
update coredsl generator
|
2022-03-06 10:41:56 +01:00 |
|
|
|
fe0e4571ec
|
update iss (cleanup)
|
2022-02-14 20:36:28 +01:00 |
|
|
|
c2484b8ec8
|
update generator
|
2022-02-14 11:10:57 +01:00 |
|
|
|
557829a975
|
Merge branch 'tmp2' into develop
|
2022-02-11 17:25:53 +01:00 |
|
