adds pipelining of wr req to AXI/ACE pinlevel adapters

This commit is contained in:
eyck committed 2024-05-08 17:20:38 +02:00
1 parent f8bd40cd60
commit c929dcb5ea
3 files changed
+26 -3

No files matched your search

+1
View File
@@ -41,6 +41,7 @@
/.venv/
/.pydevproject
/*.fst
/*.ftr
/*.gtkw
/.envrc.*
/.direnv/