Mirrors/opensbi
3
0
Fork 1
mirror of https://github.com/riscv-software-src/opensbi.git synced 2026-07-27 00:11:30 +01:00
Code Issues Packages Projects Releases Wiki Activity
268 Commits 4 Branches 22 Tags
c1d01b0c2efea86348235a1c7f83382e53f87e0e
Commit Graph
6 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Xiang WangandAlistair Francis c1d01b0c2e platform/common/libfdt: fix unnecessary multiple inclusions 
Signed-off-by: Xiang Wang <wxjstz@126.com>
 2019-04-25 10:23:31 -07:00
Xiang WangandAnup Patel 09f976802b firmware: Fix source fdt alignment 
When I tried to start opensbi with coreboot, I found that aligning to a 16-byte
boundary would make a copy error.

Corrected to align to an machine word length boundary.

Signed-off-by: Xiang Wang <wxjstz@126.com>
 2019-04-04 09:10:28 +05:30
Xiang WangandAtish Patra 9eb8f0f90d platform: Make the platform read-only 
platform should be a read-only variable, if it is placed in the data
segment, it may be exploited.

Signed-off-by: Xiang Wang <wxjstz@126.com>
 2019-03-06 11:10:35 -08:00
Xiang WangandAnup Patel 05602e2bf4 firmware: Add a barrier instruction for wait for boot hart 
Multi-core communication via memory requires the addition of a barrier
instructions to ensure cache coherency.

Signed-off-by: Xiang Wang <wxjstz@126.com>
 2019-03-05 09:09:40 +05:30
Xiang WangandAnup Patel 1c87f0f9b1 firmware: Move _boot_hart_done to the data section 
Writable code section can cause some security problems, so move _boot_hart_done
to the data section

Signed-off-by: Xiang Wang <wxjstz@126.com>
 2019-03-05 09:09:40 +05:30
Xiang WangandAnup Patel a72467f574 Add tags to .gitignore for being development friendly 
Signed-off-by: Xiang Wang <wxjstz@126.com>
 2019-03-05 09:07:23 +05:30