Mirrors/opensbi
4
0
Fork 1
mirror of https://github.com/riscv-software-src/opensbi.git synced 2026-02-27 18:01:45 +00:00
Code Issues Packages Projects Releases Wiki Activity

platform: generic: mips p8700: synchronize hi-res timers

Browse Source 
There's high-resolution (1GHz) timer found in the p8700 cluster.
This timer used for precise time measurement by platform specific
software.

Synchronize this proprietary timers to reference in cluster 0.
Procedure borrowed from the aclint mtimer.

Signed-off-by: Vladimir Kondratiev <vladimir.kondratiev@mobileye.com>
Reviewed-by: Anup Patel <anup@brainfault.org>
Link: https://lore.kernel.org/r/20260223-for-upstream-eyeq7h-v3-17-621d004d1a21@mobileye.com
Signed-off-by: Anup Patel <anup@brainfault.org>
This commit is contained in:
Vladimir Kondratiev
2026-02-23 16:54:56 +02:00
committed by Anup Patel
parent 76ecd8f37a
commit a3aeef7c14
3 changed files with 19 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
platform/generic/include/mips/mips-cm.h
View File

@@ -76,6 +76,7 @@ CPC_CX_ACCESSOR_RW(32, CPC_Cx_STAT_CONF, stat_conf)
CPS_ACCESSOR_RW(cpc, sz, CPC_OFFSET + (off), name)
CPC_ACCESSOR_RW(32, CPC_PWRUP_CTL, pwrup_ctl)
CPC_ACCESSOR_RW(64, CPC_HRTIME, hrtime)
CPC_ACCESSOR_RW(32, CPC_CM_STAT_CONF, cm_stat_conf)
#endif

1
platform/generic/include/mips/p8700.h
View File

@@ -147,6 +147,7 @@ extern const struct p8700_cm_info *p8700_cm_info;
/* CPC Block offsets */
#define CPC_PWRUP_CTL 0x0030
#define CPC_HRTIME 0x0090
#define CPC_CM_STAT_CONF 0x1008
#define CPC_OFF_LOCAL 0x2000

18
platform/generic/mips/p8700.c
View File

@@ -36,6 +36,19 @@ void mips_p8700_pmp_set(unsigned int n, unsigned long flags,
csr_write_num(pmacfg_csr, pmacfg);
}
static void mips_p8700_sync_hrtimer(unsigned int cl)
{
u64 v1, v2, mv, delta;
volatile u64 *my_timer = (volatile u64 *)(p8700_cm_info->gcr_base[cl] + CPC_OFFSET + CPC_HRTIME);
volatile u64 *ref_timer = (volatile u64 *)(p8700_cm_info->gcr_base[0] + CPC_OFFSET + CPC_HRTIME);
v1 = readq_relaxed(my_timer);
mv = readq_relaxed(ref_timer);
v2 = readq_relaxed(my_timer);
delta = mv - ((v1 / 2) + (v2 / 2));
writeq_relaxed(readq_relaxed(my_timer) + delta, my_timer);
}
void mips_p8700_power_up_other_cluster(u32 hartid)
{
unsigned int cl = cpu_cluster(hartid);
@@ -48,8 +61,11 @@ void mips_p8700_power_up_other_cluster(u32 hartid)
u32 stat = read_cpc_cm_stat_conf(hartid);
stat = EXTRACT_FIELD(stat, CPC_Cx_STAT_CONF_SEQ_STATE);
if (stat == CPC_Cx_STAT_CONF_SEQ_STATE_U5)
if (stat == CPC_Cx_STAT_CONF_SEQ_STATE_U5) {
if (cl) /* sync high-res timer to cluster 0 */
mips_p8700_sync_hrtimer(cl);
return;
}
cpu_relax();
}
sbi_printf("ERROR: Fail to power up cluster %u\n", cl);