mirror of
https://github.com/Minres/RISCV-VP.git
synced 2026-04-14 11:11:36 +01:00
updates dbt-rise-riscv and vpvper
This commit is contained in:
@@ -63,10 +63,10 @@ private:
|
||||
scc::memory<8_kB, scc::LT> boot_rom{"boot_rom"};
|
||||
|
||||
sc_core::sc_signal<sc_core::sc_time> mtime_clk{"mtime_clk"};
|
||||
sc_core::sc_signal<bool, sc_core::SC_MANY_WRITERS> rst_s{"rst_s"}, mtime_int_s{"mtime_int_s"}, msip_int_s{"msip_int_s"};
|
||||
sc_core::sc_signal<bool, sc_core::SC_MANY_WRITERS> rst_s{"rst_s"};
|
||||
|
||||
sc_core::sc_vector<sc_core::sc_signal<bool, sc_core::SC_MANY_WRITERS>> irq_int_s{"irq_int_s", 32}, local_int_s{"local_int_s", 16};
|
||||
sc_core::sc_signal<bool, sc_core::SC_MANY_WRITERS> core_int_s{"core_int_s"};
|
||||
sc_core::sc_vector<sc_core::sc_signal<bool, sc_core::SC_MANY_WRITERS>> irq_int_s{"irq_int_s", 32};
|
||||
sc_core::sc_vector<sc_core::sc_signal<bool, sc_core::SC_MANY_WRITERS>> clint_int_s{"clint_int_s", 16};
|
||||
sc_core::sc_signal<uint64_t> mtime_s{"mtime_s"};
|
||||
void gen_reset();
|
||||
};
|
||||
|
||||
Reference in New Issue
Block a user