Mirrors/RISCV-VP
7
0
Fork 3
mirror of https://github.com/Minres/RISCV-VP.git synced 2026-02-06 10:02:35 +00:00
Code Issues Packages Projects Releases Wiki Activity

updates submodules to get memory dump feature and fixes wrong memory map entry

Browse Source
This commit is contained in:
Eyck Jentzsch
2026-02-01 14:55:18 +01:00
parent 09083643bc
commit c64827d436
4 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
dbt-rise-core

Submodule dbt-rise-core updated: f0a0267c8e...c3c48b095d

2
dbt-rise-riscv

Submodule dbt-rise-riscv updated: 2984a43885...76456a4fca

2
scc

Submodule scc updated: 6042b2b307...726a43247c

2
src/vp/gen/PipelinedMemoryBusToApbBridge.h
View File

@@ -12,7 +12,7 @@
// need double braces, see
// https://stackoverflow.com/questions/6893700/how-to-construct-stdarray-object-with-initializer-list#6894191
const std::array<scc::target_memory_map_entry<scc::LT>, 6> PipelinedMemoryBusToApbBridge_map = {{
{gpio0.socket, 0x0, 0xc},
{gpio0.socket, 0x0, 0x38},
{uart0.socket, 0x1000, 0x14},
{timer0.socket, 0x20000, 0x1c},
{aclint.socket, 0x30000, 0xc000},