Mirrors/RISCV-VP
7
0
Fork 1
mirror of https://github.com/Minres/RISCV-VP.git synced 2025-12-17 08:51:35 +00:00
Code Issues Packages Projects Releases Wiki Activity

updates README.md, FW, some names and does some cleanup

Browse Source
This commit is contained in:
Eyck Jentzsch
2024-06-30 20:22:19 +02:00
parent 15144ca608
commit c15fd95d4c
16 changed files with 81 additions and 153 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
src/vp/system.h
View File

@@ -52,7 +52,7 @@ public:
system(sc_core::sc_module_name nm);
private:
sysc::tgfs::core_complex core_complex{"core_complex"};
sysc::riscv_vp::core_complex core_complex{"core_complex"};
scc::router<> ahb_router, apbBridge;
vpvper::minres::gpio_tl gpio0{"gpio0"};
vpvper::minres::uart_tl uart0{"uart0"};
@@ -61,8 +61,8 @@ private:
vpvper::minres::irq_tl irq_ctrl{"irq_ctrl"};
vpvper::minres::qspi_tl qspi{"qspi"};
//scc::memory<1_kB, scc::LT> bootloader{"bootloader"};
scc::memory<32_kB, scc::LT> mem_ram {"mem_ram"};
scc::memory<128_kB, scc::LT> mem_ram {"mem_ram"};
scc::memory<8_kB, scc::LT> boot_rom {"boot_rom"};
sc_core::sc_signal<bool, sc_core::SC_MANY_WRITERS> rst_s{"rst_s"}, mtime_int_s{"mtime_int_s"}, msip_int_s{"msip_int_s"};