Mirrors/RISCV-VP
7
0
Fork 1
mirror of https://github.com/Minres/RISCV-VP.git synced 2025-12-17 08:51:35 +00:00
Code Issues Packages Projects Releases Wiki Activity

updates memory map and prebuilt fw

Browse Source
This commit is contained in:
Eyck Jentzsch
2025-07-30 06:39:17 +02:00
parent 9db8c39925
commit 7327ca4fb0
7 changed files with 14 additions and 14 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
fw/hello-world/Makefile
View File

@@ -4,13 +4,13 @@ C_SRCS = $(wildcard *.c)
HEADERS = $(wildcard *.h)
CFLAGS += -O0 -g
BOARD=tgc_vp
LINK_TARGET=link
BOARD=riscv_vp
LINK_TARGET=flash
RISCV_ARCH:=rv32imc
RISCV_ABI:=ilp32
LDFLAGS := -march=$(RISCV_ARCH) -mabi=$(RISCV_ABI)
compiler := $(shell which riscv32-unknown-elf-gcc)
compiler := $(shell which riscv64-unknown-elf-gcc)
TOOL_DIR=$(dir $(compiler))
BSP_BASE = ../bsp