Mirrors/RISCV-VP
7
0
Fork 1
mirror of https://github.com/Minres/RISCV-VP.git synced 2025-12-17 08:51:35 +00:00
Code Issues Packages Projects Releases Wiki Activity

updates dbt-rise-core

Browse Source
This commit is contained in:
Eyck Jentzsch
2025-09-15 12:49:29 +02:00
parent 5dfe2285e5
commit 6d968ce9d6
4 changed files with 25 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

18
.vscode/launch.json vendored
View File

@@ -88,6 +88,24 @@
"program": "${workspaceFolder}/build/Debug/src/riscv-vp",
"arguments": "-v DEBUG --isa 'tgc5c|mu_p' --backend asmjit -f fw/hello-world/hello.elf",
"openGdbConsole": true
},
{
"type": "gdb",
"request": "launch",
"name": "RISCV-VP report ISA",
"cwd": "${workspaceRoot}",
"program": "${workspaceFolder}/build/Debug/src/riscv-vp",
"arguments": "--isa ?",
"openGdbConsole": true
},
{
"type": "gdb",
"request": "launch",
"name": "RISCV-SIM report ISA",
"cwd": "${workspaceRoot}",
"program": "${workspaceFolder}/build/Debug/dbt-rise-riscv/riscv-sim",
"arguments": "--isa ?",
"openGdbConsole": true
}
],
"compounds": [