Mirrors/RISCV-VP
7
0
Fork 1
mirror of https://github.com/Minres/RISCV-VP.git synced 2025-12-17 00:41:35 +00:00
Code Issues Packages Projects Releases Wiki Activity

updates dbt-rise-tgc to feature/updated_implementation

Browse Source
This commit is contained in:
Eyck Jentzsch
2025-07-14 22:24:41 +02:00
parent 64d746bf90
commit 66c3d84926
17 changed files with 108 additions and 90 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
CMakeLists.txt
View File

@@ -24,12 +24,14 @@ if(ENABLE_SANITIZER)
set(CMAKE_EXE_LINKER_FLAGS "${CMAKE_EXE_LINKER_FLAGS} -fsanitize=address")
set(CMAKE_SHARED_LINKER_FLAGS "${CMAKE_SHARED_LINKER_FLAGS} -fsanitize=address")
endif()
set(CMAKE_C_FLAGS "${CMAKE_C_FLAGS} -pg")
set(CMAKE_CXX_FLAGS "${CMAKE_CXX_FLAGS} -pg")
if("${CMAKE_CXX_COMPILER_ID}" STREQUAL "MSVC")
add_compile_options(/vmg /wd26812) # suppress Warnung C26812: "enum class" gegenüber "enum" (Enum.3) bevorzugen
endif()
find_package(elfio)
find_package(Boost REQUIRED COMPONENTS program_options QUIET)
find_package(Boost REQUIRED COMPONENTS program_options date_time QUIET)
include(SystemCPackage)
if(ENABLE_COVERAGE)
@@ -57,6 +59,7 @@ endif ()
set(USE_SC_SIGNAL4IRQ ON)
set(CLANG_FORMAT_EXCLUDE_PATTERNS /build/ /scc/ /dbt-rise-core/ /dbt-rise-riscv/)
set(USE_SC_SIGNAL4IRQ ON)
add_subdirectory(scc)
add_subdirectory(dbt-rise-core)
add_subdirectory(dbt-rise-riscv)
@@ -87,6 +90,6 @@ if(FW_BUILD)
if(NOT riscvfw_POPULATED)
FetchContent_Populate(riscvfw)
endif()
set(BOARD ehrenberg)
set(BOARD moonlight)
add_subdirectory(${riscvfw_SOURCE_DIR})
endif()