Mirrors/RISCV-VP
7
0
Fork 1
mirror of https://github.com/Minres/RISCV-VP.git synced 2025-12-17 08:51:35 +00:00
Code Issues Packages Projects Releases Wiki Activity

updates dbt-rise-core

Browse Source
This commit is contained in:
Eyck Jentzsch
2025-09-15 12:49:29 +02:00
parent 8581509357
commit 1ab0672b75
5 changed files with 26 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
.gitignore vendored
View File

@@ -25,3 +25,4 @@ CMakeSettings.json
.clangd .clangd
/install /install
.gdb_history .gdb_history
/dbt-rise-custom

18
.vscode/launch.json vendored
View File

@@ -79,6 +79,24 @@
"program": "${workspaceFolder}/build/Debug/src/riscv-vp", "program": "${workspaceFolder}/build/Debug/src/riscv-vp",
"arguments": "-v DEBUG --isa 'tgc5c|mu_p' --backend asmjit -f fw/hello-world/hello.elf", "arguments": "-v DEBUG --isa 'tgc5c|mu_p' --backend asmjit -f fw/hello-world/hello.elf",
"openGdbConsole": true "openGdbConsole": true
},
{
"type": "gdb",
"request": "launch",
"name": "RISCV-VP report ISA",
"cwd": "${workspaceRoot}",
"program": "${workspaceFolder}/build/Debug/src/riscv-vp",
"arguments": "--isa ?",
"openGdbConsole": true
},
{
"type": "gdb",
"request": "launch",
"name": "RISCV-SIM report ISA",
"cwd": "${workspaceRoot}",
"program": "${workspaceFolder}/build/Debug/dbt-rise-riscv/riscv-sim",
"arguments": "--isa ?",
"openGdbConsole": true
} }
], ],
"compounds": [ "compounds": [

4
CMakeLists.txt
View File

@@ -6,6 +6,7 @@ project(riscv-vp LANGUAGES C CXX VERSION 1.0.0)
option(LIBS_ONLY "Just build the shared libraries needed to build the VP" OFF) option(LIBS_ONLY "Just build the shared libraries needed to build the VP" OFF)
option(ENABLE_COVERAGE "Enable code coverage" OFF) option(ENABLE_COVERAGE "Enable code coverage" OFF)
option(ENABLE_SANITIZER "Enable address sanitizer" OFF) option(ENABLE_SANITIZER "Enable address sanitizer" OFF)
option(ENABLE_CLANGFORMAT "Enable code formatting using clang-format." OFF)
option(ENABLE_CLANGTIDY "Enable static analysis with clang-tidy." OFF) option(ENABLE_CLANGTIDY "Enable static analysis with clang-tidy." OFF)
option(ENABLE_FW_BUILD "Enable build of firmware of MIRES Firmware repo." OFF) option(ENABLE_FW_BUILD "Enable build of firmware of MIRES Firmware repo." OFF)
option(ENABLE_GPROF "Enable gprof profiling" OFF) option(ENABLE_GPROF "Enable gprof profiling" OFF)
@@ -77,7 +78,10 @@ if(NOT LIBS_ONLY)
add_subdirectory(src) add_subdirectory(src)
endif() endif()
if(ENABLE_CLANGFORMAT)
set(CLANG_FORMAT_EXCLUDE_PATTERNS "/scc/" "/build/" "/.direnv/")
find_package(ClangFormat) find_package(ClangFormat)
endif()
if(FW_BUILD) if(FW_BUILD)
include(FetchContent) include(FetchContent)

2
dbt-rise-riscv

Submodule dbt-rise-riscv updated: 45dc8bd3fd...054ef548d7

2
src/sc_main.cpp
View File

@@ -143,7 +143,7 @@ int sc_main(int argc, char* argv[]) {
sc_core::sc_start(scc::parse_from_string(parser.get<std::string>("max_time"))); sc_core::sc_start(scc::parse_from_string(parser.get<std::string>("max_time")));
} else } else
sc_core::sc_start(); sc_core::sc_start();
if(!sc_core::sc_end_of_simulation_invoked()) if(sc_core::sc_start_of_simulation_invoked() && !sc_core::sc_end_of_simulation_invoked())
sc_core::sc_stop(); sc_core::sc_stop();
} catch(sc_core::sc_report& rep) { } catch(sc_core::sc_report& rep) {
sc_core::sc_report_handler::get_handler()(rep, sc_core::SC_DISPLAY | sc_core::SC_STOP); sc_core::sc_report_handler::get_handler()(rep, sc_core::SC_DISPLAY | sc_core::SC_STOP);