mirror of
https://github.com/Minres/RISCV-VP.git
synced 2026-04-14 11:11:36 +01:00
updates submodules and sc_main to match them
This commit is contained in:
@@ -7,6 +7,7 @@
|
||||
#ifndef SRC_VP_SYSTEM_H_
|
||||
#define SRC_VP_SYSTEM_H_
|
||||
|
||||
#include "tlm/scc/quantum_keeper.h"
|
||||
#include <cci_configuration>
|
||||
#include <minres/aclint.h>
|
||||
#include <minres/gpio.h>
|
||||
@@ -20,7 +21,7 @@
|
||||
#include <sysc/communication/sc_clock.h>
|
||||
#include <sysc/communication/sc_signal.h>
|
||||
#include <sysc/communication/sc_signal_ports.h>
|
||||
#include <sysc/core_complex_mt.h>
|
||||
#include <sysc/core_complex.h>
|
||||
#include <sysc/kernel/sc_module.h>
|
||||
#include <sysc/kernel/sc_time.h>
|
||||
#include <sysc/utils/sc_vector.h>
|
||||
@@ -48,7 +49,8 @@ public:
|
||||
system(sc_core::sc_module_name nm);
|
||||
|
||||
private:
|
||||
sysc::riscv::core_complex_mt<> core_complex{"core_complex"};
|
||||
#include "../vp/gen/PipelinedMemoryBusToApbBridge.h" // IWYU pragma: keep
|
||||
sysc::riscv::core_complex<scc::LT, tlm::scc::quantumkeeper_mt> core_complex{"core_complex"};
|
||||
scc::router<> ahb_router, apbBridge;
|
||||
vpvper::minres::gpio_tl gpio0{"gpio0"};
|
||||
vpvper::minres::uart_tl uart0{"uart0"};
|
||||
@@ -67,7 +69,6 @@ private:
|
||||
sc_core::sc_signal<bool, sc_core::SC_MANY_WRITERS> core_int_s{"core_int_s"};
|
||||
sc_core::sc_signal<uint64_t> mtime_s{"mtime_s"};
|
||||
void gen_reset();
|
||||
#include "../vp/gen/PipelinedMemoryBusToApbBridge.h" // IWYU pragma: keep
|
||||
};
|
||||
|
||||
} // namespace vp
|
||||
|
||||
Reference in New Issue
Block a user