Firmware/opensbi
8
0
Fork 0
forked from Mirrors/opensbi
Code Pull Requests Activity

platform: renesas/rzfive: Configure Local memory regions as part of root domain

Browse Source 
Renesas RZ/Five RISC-V SoC has Instruction local memory and Data local
memory (ILM & DLM) mapped between region 0x30000 - 0x4FFFF. When a
virtual address falls within this range, the MMU doesn't trigger a page
fault; it assumes the virtual address is a physical address which can
cause undesired behaviours for statically linked applications/libraries.

To avoid this, add the ILM/DLM memory regions to the root domain region
of the PMPU with permissions set to 0x0 for S/U modes so that any access
to these regions gets blocked and for M-mode we grant full access (R/W/X).

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Anup Patel <anup@brainfault.org>
This commit is contained in:
Lad Prabhakar
2023-01-13 16:47:19 +00:00
committed by Anup Patel
parent 230278dcf1
commit dea0922f86
1 changed files with 20 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

20
platform/generic/renesas/rzfive/rzfive.c
View File

@@ -5,8 +5,27 @@
*/ */
#include <platform_override.h> #include <platform_override.h>
#include <sbi/sbi_domain.h>
#include <sbi_utils/fdt/fdt_helper.h> #include <sbi_utils/fdt/fdt_helper.h>
int renesas_rzfive_early_init(bool cold_boot, const struct fdt_match *match)
{
/*
* Renesas RZ/Five RISC-V SoC has Instruction local memory and
* Data local memory (ILM & DLM) mapped between region 0x30000
* to 0x4FFFF. When a virtual address falls within this range,
* the MMU doesn't trigger a page fault; it assumes the virtual
* address is a physical address which can cause undesired
* behaviours for statically linked applications/libraries. To
* avoid this, add the ILM/DLM memory regions to the root domain
* region of the PMPU with permissions set to 0x0 for S/U modes
* so that any access to these regions gets blocked and for M-mode
* we grant full access.
*/
return sbi_domain_root_add_memrange(0x30000, 0x20000, 0x1000,
SBI_DOMAIN_MEMREGION_M_RWX);
}
static const struct fdt_match renesas_rzfive_match[] = { static const struct fdt_match renesas_rzfive_match[] = {
{ .compatible = "renesas,r9a07g043f01" }, { .compatible = "renesas,r9a07g043f01" },
{ /* sentinel */ } { /* sentinel */ }
@@ -14,4 +33,5 @@ static const struct fdt_match renesas_rzfive_match[] = {
const struct platform_override renesas_rzfive = { const struct platform_override renesas_rzfive = {
.match_table = renesas_rzfive_match, .match_table = renesas_rzfive_match,
.early_init = renesas_rzfive_early_init,
}; };