Firmware/opensbi
8
0
Fork 0
forked from Mirrors/opensbi
Code Pull Requests Activity

include: sbi: Add macro definitions for mseccfg CSR

Browse Source 
- Add macros for Machine Security Configuration (mseccfg) CSR
- Add macros to access/manipulate bits in msecfg CSR

Signed-off-by: Himanshu Chauhan <hchauhan@ventanamicro.com>
Reviewed-by: Anup Patel <anup@brainfault.org>
This commit is contained in:
Himanshu Chauhan
2023-07-12 10:04:27 +05:30
committed by Anup Patel
parent ea6533ada8
commit c3b98c610b
1 changed files with 12 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
include/sbi/riscv_encoding.h
View File

@@ -663,6 +663,18 @@
#define CSR_MHPMEVENT30H 0x73e #define CSR_MHPMEVENT30H 0x73e
#define CSR_MHPMEVENT31H 0x73f #define CSR_MHPMEVENT31H 0x73f
/* Machine Security Configuration CSR (mseccfg) */
#define CSR_MSECCFG_LOWER 0x747
#define CSR_MSECCFG_UPPER 0x757
#define CSR_MSECCFG (CSR_MSECCFG_LOWER)
#define MSECCFG_MML_SHIFT (0)
#define MSECCFG_MML (_UL(1) << MSECCFG_MML_SHIFT)
#define MSECCFG_MMWP_SHIFT (1)
#define MSECCFG_MMWP (_UL(1) << MSECCFG_MMWP_SHIFT)
#define MSECCFG_RLB_SHIFT (2)
#define MSECCFG_RLB (_UL(1) << MSECCFG_RLB_SHIFT)
/* Counter Overflow CSR */ /* Counter Overflow CSR */
#define CSR_SCOUNTOVF 0xda0 #define CSR_SCOUNTOVF 0xda0