Firmware/MNRS-BM-BSP
8
0
Fork 0
Code Issues 1 Pull Requests Projects Releases Wiki Activity

updates riscv-vp memory map to mathc implementation

Browse Source
This commit is contained in:
Eyck Jentzsch
2026-03-15 10:42:00 +01:00
parent 9d7fed6ae1
commit 0e948fe1be
1 changed files with 3 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
env/riscv_vp/memory_map.ld vendored
View File

@@ -1,7 +1,8 @@
MEMORY MEMORY
{ {
ram (wxa!ri) : ORIGIN = 0x00000000, LENGTH = 128K
rom (rxai!w) : ORIGIN = 0x10080000, LENGTH = 8k rom (rxai!w) : ORIGIN = 0x10080000, LENGTH = 8k
flash (rxai!w) : ORIGIN = 0x20000000, LENGTH = 16M flash (rxai!w) : ORIGIN = 0x20000000, LENGTH = 16M
dram (wxa!ri) : ORIGIN = 0x40000000, LENGTH = 2048M ram (wxa!ri) : ORIGIN = 0x30000000, LENGTH = 256K
trace (wxa!ri) : ORIGIN = 0x31000000, LENGTH = 1M
dram (wxa!ri) : ORIGIN = 0x40000000, LENGTH = 1024M
} }