Fixed wrong link #2

Manually merged
eyck merged 1 commits from develop into master 2019-06-29 15:48:03 +02:00
1 changed files with 1 additions and 1 deletions

View File

@ -1,5 +1,5 @@
# DBT-RISE-RISCV
Am instruction set simulator based on DBT-RISE implementing the RISC-V ISA. The project is hosted at https://git.minres.com/DBT-RISE/DBT-RISE-RISCV .
Am instruction set simulator based on DBT-RISE implementing the RISC-V ISA. The project is hosted at https://git.minres.com/VP/RISCV-VP.
**DBT-RISE-RISCV README**