Commit Graph

17 Commits

Author SHA1 Message Date
Eyck Jentzsch dfcc3ace66 Adapted generated code to support translation block linking 2018-05-15 18:50:11 +02:00
Eyck Jentzsch 5b6dc36c9d Fixed validation errors in core dsl files. 2018-05-09 12:14:59 +02:00
Eyck Jentzsch 19b660962b Adapted descriptions to improved Core DSL and regenerated code 2018-05-01 18:33:55 +02:00
Eyck Jentzsch fc17686ff1 Cleanup of settings 2018-04-27 19:53:52 +02:00
Eyck Jentzsch cff4b1d33b template cleanup 2018-04-24 19:02:21 +02:00
Eyck Jentzsch 142654b0a2 Streamline arch descriptions according to latest CoreDSL changes 2018-04-24 17:18:24 +02:00
Eyck Jentzsch 65ceedd157 Updated compressed instructions for RV32D 2018-04-24 15:48:42 +02:00
Eyck Jentzsch ce98e2ad31 Added RV32D extension 2018-04-24 15:33:21 +02:00
Eyck Jentzsch 48ad30dcae Added RV32F extension, fixed RV32M bugs 2018-04-24 11:05:11 +02:00
Eyck Jentzsch dcaf5467e8 Added Berkeley softfloat library
(http://www.jhauser.us/arithmetic/SoftFloat.html) with RISCV
specialization and cmake build
2018-04-24 10:25:37 +02:00
Eyck Jentzsch 36be8b87f1 Added simple example plugin creating instruction histogram 2018-02-11 21:30:52 +00:00
Eyck Jentzsch c5a7adcef5 Refactored code generation to use custom templates 2018-02-09 18:34:26 +00:00
Eyck Jentzsch 7c2539bff0 C++11 refactoring 2018-02-06 18:26:55 +00:00
Eyck Jentzsch f1667c195a Initial RV64I verification 2017-11-23 14:48:18 +01:00
Eyck Jentzsch 5d508740fd Fixed 64bit integer base instruction set 2017-11-18 00:42:33 +01:00
Eyck Jentzsch b0dcb3b60e Fixed handling of compressed ISA 2017-10-25 22:05:31 +02:00
Eyck Jentzsch 9a617dab57 Restructured project 2017-09-21 20:29:23 +02:00