VP/HIFIVE1-VP
8
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Added plic functionality

Browse Source
This commit is contained in:
Eyck Jentzsch
2017-10-04 23:15:04 +02:00
parent 768df67646
commit 0a42c9d2ea
5 changed files with 138 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
riscv.sc/incl/sysc/SiFive/platform.h
View File

@ -59,6 +59,8 @@ public:
scc::memory<128_kB, 32> i_mem_ram;
sc_core::sc_signal<sc_core::sc_time> s_clk;
sc_core::sc_signal<bool> s_rst, s_mtime_int, s_msie_int;
sc_core::sc_vector<sc_core::sc_signal<bool>> s_global_int;
sc_core::sc_signal<bool> s_core_int;
platform(sc_core::sc_module_name nm);

18
riscv.sc/incl/sysc/SiFive/plic.h
View File

@ -17,7 +17,8 @@
#ifndef _PLIC_H_
#define _PLIC_H_
#include "scc/tlm_target.h"
#include <scc/register.h>
#include <scc/tlm_target.h>
namespace sysc {
@ -28,14 +29,27 @@ public:
SC_HAS_PROCESS(plic);
sc_core::sc_in<sc_core::sc_time> clk_i;
sc_core::sc_in<bool> rst_i;
sc_core::sc_vector<sc_core::sc_in<bool>> global_interrupts_i;
sc_core::sc_out<bool> core_interrupt_o;
sc_core::sc_event raise_int_ev;
sc_core::sc_event clear_int_ev;
plic(sc_core::sc_module_name nm);
virtual ~plic() override;
~plic() override;
protected:
void clock_cb();
void reset_cb();
void init_callbacks();
void global_int_port_cb();
void handle_pending_int();
void reset_pending_int(uint32_t irq);
void raise_core_interrupt();
void clear_core_interrupt();
sc_core::sc_time clk;
std::unique_ptr<plic_regs> regs;
std::function<bool(scc::sc_register<uint32_t>, uint32_t)> m_claim_complete_write_cb;
};
} /* namespace sysc */