HIFIVE1-VP/riscv/gen_input/templates/vm_riscv.in.cpp

323 lines
14 KiB
C++
Raw Normal View History

2018-11-08 13:31:28 +01:00
/*******************************************************************************
* Copyright (C) 2017, 2018 MINRES Technologies GmbH
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* 1. Redistributions of source code must retain the above copyright notice,
* this list of conditions and the following disclaimer.
*
* 2. Redistributions in binary form must reproduce the above copyright notice,
* this list of conditions and the following disclaimer in the documentation
* and/or other materials provided with the distribution.
*
* 3. Neither the name of the copyright holder nor the names of its contributors
* may be used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
*******************************************************************************/
2017-08-27 12:10:38 +02:00
#include <iss/arch/CORE_DEF_NAME.h>
#include <iss/arch/riscv_hart_msu_vp.h>
2017-08-27 12:10:38 +02:00
#include <iss/debugger/gdb_session.h>
#include <iss/debugger/server.h>
2017-09-22 11:23:23 +02:00
#include <iss/iss.h>
#include <iss/llvm/vm_base.h>
2017-09-22 11:23:23 +02:00
#include <util/logging.h>
2017-08-27 12:10:38 +02:00
2017-09-22 11:23:23 +02:00
#include <boost/format.hpp>
2017-08-27 12:10:38 +02:00
2018-02-06 12:34:34 +01:00
#include <array>
2018-11-08 13:31:28 +01:00
#include <iss/debugger/riscv_target_adapter.h>
2017-08-27 12:10:38 +02:00
namespace iss {
2018-11-19 10:45:50 +01:00
namespace vm {
namespace fp_impl {
void add_fp_functions_2_module(llvm::Module *, unsigned);
}
}
2017-08-27 12:10:38 +02:00
namespace CORE_DEF_NAME {
using namespace iss::arch;
using namespace llvm;
using namespace iss::debugger;
2017-10-12 22:41:37 +02:00
template <typename ARCH> class vm_impl : public vm::vm_base<ARCH> {
public:
2017-09-22 11:23:23 +02:00
using super = typename vm::vm_base<ARCH>;
2017-08-27 12:10:38 +02:00
using virt_addr_t = typename super::virt_addr_t;
using phys_addr_t = typename super::phys_addr_t;
using code_word_t = typename super::code_word_t;
2017-09-22 11:23:23 +02:00
using addr_t = typename super::addr_t;
2017-08-27 12:10:38 +02:00
vm_impl();
vm_impl(ARCH &core, unsigned core_id = 0, unsigned cluster_id = 0);
2017-08-27 12:10:38 +02:00
2017-09-22 11:23:23 +02:00
void enableDebug(bool enable) { super::sync_exec = super::ALL_SYNC; }
2017-08-27 12:10:38 +02:00
2018-11-19 10:45:50 +01:00
target_adapter_if *accquire_target_adapter(server_if *srv) override {
2017-09-22 11:23:23 +02:00
debugger_if::dbg_enabled = true;
if (vm::vm_base<ARCH>::tgt_adapter == nullptr)
vm::vm_base<ARCH>::tgt_adapter = new riscv_target_adapter<ARCH>(srv, this->get_arch());
2017-08-27 12:10:38 +02:00
return vm::vm_base<ARCH>::tgt_adapter;
}
protected:
using vm::vm_base<ARCH>::get_reg_ptr;
2017-09-22 11:23:23 +02:00
template <typename T> inline llvm::ConstantInt *size(T type) {
2017-08-27 12:10:38 +02:00
return llvm::ConstantInt::get(getContext(), llvm::APInt(32, type->getType()->getScalarSizeInBits()));
}
2018-11-19 10:45:50 +01:00
void setup_module(llvm::Module *m) override {
super::setup_module(m);
vm::fp_impl::add_fp_functions_2_module(m, traits<ARCH>::FP_REGS_SIZE);
}
inline llvm::Value *gen_choose(llvm::Value *cond, llvm::Value *trueVal, llvm::Value *falseVal, unsigned size) {
return super::gen_cond_assign(cond, this->gen_ext(trueVal, size), this->gen_ext(falseVal, size));
2017-08-27 12:10:38 +02:00
}
2017-09-22 11:23:23 +02:00
std::tuple<vm::continuation_e, llvm::BasicBlock *> gen_single_inst_behavior(virt_addr_t &, unsigned int &,
llvm::BasicBlock *) override;
2017-08-27 12:10:38 +02:00
2017-09-22 11:23:23 +02:00
void gen_leave_behavior(llvm::BasicBlock *leave_blk) override;
2017-08-27 12:10:38 +02:00
void gen_raise_trap(uint16_t trap_id, uint16_t cause);
void gen_leave_trap(unsigned lvl);
void gen_wait(unsigned type);
2017-09-22 11:23:23 +02:00
void gen_trap_behavior(llvm::BasicBlock *) override;
2017-08-27 12:10:38 +02:00
2017-09-22 11:23:23 +02:00
void gen_trap_check(llvm::BasicBlock *bb);
2017-08-27 12:10:38 +02:00
2017-09-22 11:23:23 +02:00
inline llvm::Value *gen_reg_load(unsigned i, unsigned level = 0) {
return this->builder.CreateLoad(get_reg_ptr(i), false);
}
inline void gen_set_pc(virt_addr_t pc, unsigned reg_num) {
llvm::Value *next_pc_v = this->builder.CreateSExtOrTrunc(this->gen_const(traits<ARCH>::XLEN, pc.val),
2018-11-08 13:31:28 +01:00
this->get_type(traits<ARCH>::XLEN));
this->builder.CreateStore(next_pc_v, get_reg_ptr(reg_num), true);
2017-08-27 12:10:38 +02:00
}
// some compile time constants
2017-10-25 22:05:31 +02:00
// enum { MASK16 = 0b1111110001100011, MASK32 = 0b11111111111100000111000001111111 };
enum { MASK16 = 0b1111111111111111, MASK32 = 0b11111111111100000111000001111111 };
2017-09-22 11:23:23 +02:00
enum { EXTR_MASK16 = MASK16 >> 2, EXTR_MASK32 = MASK32 >> 2 };
2017-10-12 14:49:33 +02:00
enum { LUT_SIZE = 1 << util::bit_count(EXTR_MASK32), LUT_SIZE_C = 1 << util::bit_count(EXTR_MASK16) };
2017-08-27 12:10:38 +02:00
using this_class = vm_impl<ARCH>;
2017-09-22 11:23:23 +02:00
using compile_func = std::tuple<vm::continuation_e, llvm::BasicBlock *> (this_class::*)(virt_addr_t &pc,
code_word_t instr,
llvm::BasicBlock *bb);
2018-02-06 12:34:34 +01:00
std::array<compile_func, LUT_SIZE> lut;
2017-08-27 12:10:38 +02:00
std::array<compile_func, LUT_SIZE_C> lut_00, lut_01, lut_10;
std::array<compile_func, LUT_SIZE> lut_11;
2018-11-08 13:31:28 +01:00
std::array<compile_func *, 4> qlut;
2017-08-27 12:10:38 +02:00
2018-11-08 13:31:28 +01:00
std::array<const uint32_t, 4> lutmasks = {{EXTR_MASK16, EXTR_MASK16, EXTR_MASK16, EXTR_MASK32}};
2017-08-27 12:10:38 +02:00
2017-09-22 11:23:23 +02:00
void expand_bit_mask(int pos, uint32_t mask, uint32_t value, uint32_t valid, uint32_t idx, compile_func lut[],
compile_func f) {
if (pos < 0) {
lut[idx] = f;
2017-08-27 12:10:38 +02:00
} else {
2017-09-22 11:23:23 +02:00
auto bitmask = 1UL << pos;
if ((mask & bitmask) == 0) {
expand_bit_mask(pos - 1, mask, value, valid, idx, lut, f);
2017-08-27 12:10:38 +02:00
} else {
2017-09-22 11:23:23 +02:00
if ((valid & bitmask) == 0) {
expand_bit_mask(pos - 1, mask, value, valid, (idx << 1), lut, f);
expand_bit_mask(pos - 1, mask, value, valid, (idx << 1) + 1, lut, f);
2017-08-27 12:10:38 +02:00
} else {
2017-09-22 11:23:23 +02:00
auto new_val = idx << 1;
if ((value & bitmask) != 0) new_val++;
expand_bit_mask(pos - 1, mask, value, valid, new_val, lut, f);
2017-08-27 12:10:38 +02:00
}
}
}
}
2017-09-22 11:23:23 +02:00
inline uint32_t extract_fields(uint32_t val) { return extract_fields(29, val >> 2, lutmasks[val & 0x3], 0); }
2017-08-27 12:10:38 +02:00
2017-09-22 11:23:23 +02:00
uint32_t extract_fields(int pos, uint32_t val, uint32_t mask, uint32_t lut_val) {
if (pos >= 0) {
auto bitmask = 1UL << pos;
if ((mask & bitmask) == 0) {
lut_val = extract_fields(pos - 1, val, mask, lut_val);
2017-08-27 12:10:38 +02:00
} else {
2017-09-22 11:23:23 +02:00
auto new_val = lut_val << 1;
if ((val & bitmask) != 0) new_val++;
lut_val = extract_fields(pos - 1, val, mask, new_val);
2017-08-27 12:10:38 +02:00
}
}
return lut_val;
}
private:
/****************************************************************************
* start opcode definitions
****************************************************************************/
struct InstructionDesriptor {
2017-09-22 11:23:23 +02:00
size_t length;
2017-08-27 12:10:38 +02:00
uint32_t value;
uint32_t mask;
compile_func op;
};
/* «start generated code» */
2018-11-08 13:31:28 +01:00
std::array<InstructionDesriptor, 0> instr_descr = {{}};
2017-08-27 12:10:38 +02:00
/* «end generated code» */
/****************************************************************************
* end opcode definitions
****************************************************************************/
2017-09-22 11:23:23 +02:00
std::tuple<vm::continuation_e, llvm::BasicBlock *> illegal_intruction(virt_addr_t &pc, code_word_t instr,
llvm::BasicBlock *bb) {
2018-11-08 13:31:28 +01:00
this->gen_sync(iss::PRE_SYNC, instr_descr.size());
this->builder.CreateStore(this->builder.CreateLoad(get_reg_ptr(traits<ARCH>::NEXT_PC), true),
2018-11-08 13:31:28 +01:00
get_reg_ptr(traits<ARCH>::PC), true);
this->builder.CreateStore(
this->builder.CreateAdd(this->builder.CreateLoad(get_reg_ptr(traits<ARCH>::ICOUNT), true),
2018-11-08 13:31:28 +01:00
this->gen_const(64U, 1)),
get_reg_ptr(traits<ARCH>::ICOUNT), true);
2017-09-22 11:23:23 +02:00
pc = pc + ((instr & 3) == 3 ? 4 : 2);
2018-11-08 13:31:28 +01:00
this->gen_raise_trap(0, 2); // illegal instruction trap
this->gen_sync(iss::POST_SYNC, instr_descr.size());
2017-08-27 12:10:38 +02:00
this->gen_trap_check(this->leave_blk);
return std::make_tuple(iss::vm::BRANCH, nullptr);
}
};
2017-09-22 11:23:23 +02:00
template <typename CODE_WORD> void debug_fn(CODE_WORD insn) {
volatile CODE_WORD x = insn;
insn = 2 * x;
2017-08-27 12:10:38 +02:00
}
2017-09-22 11:23:23 +02:00
template <typename ARCH> vm_impl<ARCH>::vm_impl() { this(new ARCH()); }
2017-08-27 12:10:38 +02:00
template <typename ARCH>
vm_impl<ARCH>::vm_impl(ARCH &core, unsigned core_id, unsigned cluster_id)
: vm::vm_base<ARCH>(core, core_id, cluster_id) {
2017-08-27 12:10:38 +02:00
qlut[0] = lut_00.data();
qlut[1] = lut_01.data();
qlut[2] = lut_10.data();
qlut[3] = lut_11.data();
2017-09-22 11:23:23 +02:00
for (auto instr : instr_descr) {
auto quantrant = instr.value & 0x3;
expand_bit_mask(29, lutmasks[quantrant], instr.value >> 2, instr.mask >> 2, 0, qlut[quantrant], instr.op);
2017-08-27 12:10:38 +02:00
}
}
2017-09-22 11:23:23 +02:00
template <typename ARCH>
std::tuple<vm::continuation_e, llvm::BasicBlock *>
vm_impl<ARCH>::gen_single_inst_behavior(virt_addr_t &pc, unsigned int &inst_cnt, llvm::BasicBlock *this_block) {
2017-08-27 12:10:38 +02:00
// we fetch at max 4 byte, alignment is 2
code_word_t insn = 0;
const typename traits<ARCH>::addr_t upper_bits = ~traits<ARCH>::PGMASK;
phys_addr_t paddr(pc);
2017-08-27 12:10:38 +02:00
try {
2018-11-19 10:45:50 +01:00
auto *const data = (uint8_t *)&insn;
2017-09-22 11:23:23 +02:00
paddr = this->core.v2p(pc);
if ((pc.val & upper_bits) != ((pc.val + 2) & upper_bits)) { // we may cross a page boundary
2017-08-27 22:14:59 +02:00
auto res = this->core.read(paddr, 2, data);
2017-09-22 11:23:23 +02:00
if (res != iss::Ok) throw trap_access(1, pc.val);
if ((insn & 0x3) == 0x3) { // this is a 32bit instruction
res = this->core.read(this->core.v2p(pc + 2), 2, data + 2);
2017-08-27 12:10:38 +02:00
}
2017-09-22 11:23:23 +02:00
} else {
2017-08-27 22:14:59 +02:00
auto res = this->core.read(paddr, 4, data);
2017-09-22 11:23:23 +02:00
if (res != iss::Ok) throw trap_access(1, pc.val);
2017-08-27 12:10:38 +02:00
}
2017-09-22 11:23:23 +02:00
} catch (trap_access &ta) {
2017-08-27 12:10:38 +02:00
throw trap_access(ta.id, pc.val);
}
2018-11-08 13:31:28 +01:00
if (insn == 0x0000006f || (insn & 0xffff) == 0xa001) throw simulation_stopped(0); // 'J 0' or 'C.J 0'
2017-08-27 12:10:38 +02:00
// curr pc on stack
++inst_cnt;
auto lut_val = extract_fields(insn);
2017-09-22 11:23:23 +02:00
auto f = qlut[insn & 0x3][lut_val];
if (f == nullptr) {
f = &this_class::illegal_intruction;
2017-08-27 12:10:38 +02:00
}
return (this->*f)(pc, insn, this_block);
}
2017-09-22 11:23:23 +02:00
template <typename ARCH> void vm_impl<ARCH>::gen_leave_behavior(llvm::BasicBlock *leave_blk) {
this->builder.SetInsertPoint(leave_blk);
this->builder.CreateRet(this->builder.CreateLoad(get_reg_ptr(arch::traits<ARCH>::NEXT_PC), false));
2017-08-27 12:10:38 +02:00
}
2017-09-22 11:23:23 +02:00
template <typename ARCH> void vm_impl<ARCH>::gen_raise_trap(uint16_t trap_id, uint16_t cause) {
auto *TRAP_val = this->gen_const(32, 0x80 << 24 | (cause << 16) | trap_id);
this->builder.CreateStore(TRAP_val, get_reg_ptr(traits<ARCH>::TRAP_STATE), true);
2018-11-19 10:45:50 +01:00
this->builder.CreateStore(this->gen_const(32U, std::numeric_limits<uint32_t>::max()),
get_reg_ptr(traits<ARCH>::LAST_BRANCH), false);
2017-08-27 12:10:38 +02:00
}
2017-09-22 11:23:23 +02:00
template <typename ARCH> void vm_impl<ARCH>::gen_leave_trap(unsigned lvl) {
std::vector<llvm::Value *> args{
this->core_ptr, llvm::ConstantInt::get(getContext(), llvm::APInt(64, lvl)),
2017-08-27 12:10:38 +02:00
};
this->builder.CreateCall(this->mod->getFunction("leave_trap"), args);
2017-09-22 11:23:23 +02:00
auto *PC_val = this->gen_read_mem(traits<ARCH>::CSR, (lvl << 8) + 0x41, traits<ARCH>::XLEN / 8);
this->builder.CreateStore(PC_val, get_reg_ptr(traits<ARCH>::NEXT_PC), false);
2018-11-19 10:45:50 +01:00
this->builder.CreateStore(this->gen_const(32U, std::numeric_limits<uint32_t>::max()),
get_reg_ptr(traits<ARCH>::LAST_BRANCH), false);
2017-08-27 12:10:38 +02:00
}
2017-09-22 11:23:23 +02:00
template <typename ARCH> void vm_impl<ARCH>::gen_wait(unsigned type) {
std::vector<llvm::Value *> args{
this->core_ptr, llvm::ConstantInt::get(getContext(), llvm::APInt(64, type)),
2017-08-27 12:10:38 +02:00
};
this->builder.CreateCall(this->mod->getFunction("wait"), args);
2017-08-27 12:10:38 +02:00
}
2017-09-22 11:23:23 +02:00
template <typename ARCH> void vm_impl<ARCH>::gen_trap_behavior(llvm::BasicBlock *trap_blk) {
this->builder.SetInsertPoint(trap_blk);
auto *trap_state_val = this->builder.CreateLoad(get_reg_ptr(traits<ARCH>::TRAP_STATE), true);
2018-11-19 10:45:50 +01:00
this->builder.CreateStore(this->gen_const(32U, std::numeric_limits<uint32_t>::max()),
get_reg_ptr(traits<ARCH>::LAST_BRANCH), false);
2017-09-22 11:23:23 +02:00
std::vector<llvm::Value *> args{this->core_ptr, this->adj_to64(trap_state_val),
this->adj_to64(this->builder.CreateLoad(get_reg_ptr(traits<ARCH>::PC), false))};
this->builder.CreateCall(this->mod->getFunction("enter_trap"), args);
auto *trap_addr_val = this->builder.CreateLoad(get_reg_ptr(traits<ARCH>::NEXT_PC), false);
this->builder.CreateRet(trap_addr_val);
2017-08-27 12:10:38 +02:00
}
2017-09-22 11:23:23 +02:00
template <typename ARCH> inline void vm_impl<ARCH>::gen_trap_check(llvm::BasicBlock *bb) {
auto *v = this->builder.CreateLoad(get_reg_ptr(arch::traits<ARCH>::TRAP_STATE), true);
this->gen_cond_branch(this->builder.CreateICmp(
2017-09-22 11:23:23 +02:00
ICmpInst::ICMP_EQ, v,
llvm::ConstantInt::get(getContext(), llvm::APInt(v->getType()->getIntegerBitWidth(), 0))),
bb, this->trap_blk, 1);
2017-08-27 12:10:38 +02:00
}
} // namespace CORE_DEF_NAME
2018-11-19 10:45:50 +01:00
template <> std::unique_ptr<vm_if> create<arch::CORE_DEF_NAME>(arch::CORE_DEF_NAME *core, unsigned short port, bool dump) {
auto ret = new CORE_DEF_NAME::vm_impl<arch::CORE_DEF_NAME>(*core, dump);
if (port != 0) debugger::server<debugger::gdb_session>::run_server(ret, port);
return std::unique_ptr<vm_if>(ret);
2017-09-22 11:23:23 +02:00
}
2017-08-27 12:10:38 +02:00
} // namespace iss