HIFIVE1-VP/riscv/src/internal/vm_rv32imac.cpp

4428 lines
199 KiB
C++
Raw Normal View History

2017-08-27 12:10:38 +02:00
////////////////////////////////////////////////////////////////////////////////
// Copyright (C) 2017, MINRES Technologies GmbH
// All rights reserved.
2017-09-22 11:23:23 +02:00
//
2017-08-27 12:10:38 +02:00
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
2017-09-22 11:23:23 +02:00
//
2017-08-27 12:10:38 +02:00
// 1. Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
2017-09-22 11:23:23 +02:00
//
2017-08-27 12:10:38 +02:00
// 2. Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
2017-09-22 11:23:23 +02:00
//
2017-08-27 12:10:38 +02:00
// 3. Neither the name of the copyright holder nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
2017-09-22 11:23:23 +02:00
//
2017-08-27 12:10:38 +02:00
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
2017-09-22 11:23:23 +02:00
//
2017-08-27 12:10:38 +02:00
// Contributors:
// eyck@minres.com - initial API and implementation
2017-08-27 22:14:59 +02:00
//
//
2017-08-27 12:10:38 +02:00
////////////////////////////////////////////////////////////////////////////////
#include <iss/arch/rv32imac.h>
#include <iss/arch/riscv_hart_msu_vp.h>
2017-08-27 12:10:38 +02:00
#include <iss/debugger/gdb_session.h>
#include <iss/debugger/server.h>
2017-09-22 11:23:23 +02:00
#include <iss/iss.h>
#include <iss/vm_base.h>
2017-09-22 11:23:23 +02:00
#include <util/logging.h>
2017-08-27 12:10:38 +02:00
2017-09-22 11:23:23 +02:00
#include <boost/format.hpp>
2017-08-27 12:10:38 +02:00
#include <iss/debugger/riscv_target_adapter.h>
2017-08-27 12:10:38 +02:00
namespace iss {
namespace rv32imac {
2017-08-27 12:10:38 +02:00
using namespace iss::arch;
using namespace llvm;
using namespace iss::debugger;
2017-10-12 22:41:37 +02:00
template <typename ARCH> class vm_impl : public vm::vm_base<ARCH> {
public:
2017-09-22 11:23:23 +02:00
using super = typename vm::vm_base<ARCH>;
2017-08-27 12:10:38 +02:00
using virt_addr_t = typename super::virt_addr_t;
using phys_addr_t = typename super::phys_addr_t;
using code_word_t = typename super::code_word_t;
2017-09-22 11:23:23 +02:00
using addr_t = typename super::addr_t;
2017-08-27 12:10:38 +02:00
vm_impl();
2017-09-22 11:23:23 +02:00
vm_impl(ARCH &core, bool dump = false);
2017-08-27 12:10:38 +02:00
2017-09-22 11:23:23 +02:00
void enableDebug(bool enable) { super::sync_exec = super::ALL_SYNC; }
2017-08-27 12:10:38 +02:00
2017-09-22 11:23:23 +02:00
target_adapter_if *accquire_target_adapter(server_if *srv) {
debugger_if::dbg_enabled = true;
if (vm::vm_base<ARCH>::tgt_adapter == nullptr)
vm::vm_base<ARCH>::tgt_adapter = new riscv_target_adapter<ARCH>(srv, this->get_arch());
2017-08-27 12:10:38 +02:00
return vm::vm_base<ARCH>::tgt_adapter;
}
protected:
2017-09-22 11:23:23 +02:00
template <typename T> inline llvm::ConstantInt *size(T type) {
2017-08-27 12:10:38 +02:00
return llvm::ConstantInt::get(getContext(), llvm::APInt(32, type->getType()->getScalarSizeInBits()));
}
2017-09-22 11:23:23 +02:00
inline llvm::Value *gen_choose(llvm::Value *cond, llvm::Value *trueVal, llvm::Value *falseVal,
unsigned size) const {
2017-08-27 12:10:38 +02:00
return this->gen_cond_assign(cond, this->gen_ext(trueVal, size), this->gen_ext(falseVal, size));
}
2017-09-22 11:23:23 +02:00
std::tuple<vm::continuation_e, llvm::BasicBlock *> gen_single_inst_behavior(virt_addr_t &, unsigned int &,
llvm::BasicBlock *) override;
2017-08-27 12:10:38 +02:00
2017-09-22 11:23:23 +02:00
void gen_leave_behavior(llvm::BasicBlock *leave_blk) override;
2017-08-27 12:10:38 +02:00
void gen_raise_trap(uint16_t trap_id, uint16_t cause);
void gen_leave_trap(unsigned lvl);
void gen_wait(unsigned type);
2017-09-22 11:23:23 +02:00
void gen_trap_behavior(llvm::BasicBlock *) override;
2017-08-27 12:10:38 +02:00
2017-09-22 11:23:23 +02:00
void gen_trap_check(llvm::BasicBlock *bb);
2017-08-27 12:10:38 +02:00
2017-09-22 11:23:23 +02:00
inline void gen_set_pc(virt_addr_t pc, unsigned reg_num) {
llvm::Value *next_pc_v = this->builder->CreateSExtOrTrunc(this->gen_const(traits<ARCH>::XLEN, pc.val),
this->get_type(traits<ARCH>::XLEN));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(next_pc_v, get_reg_ptr(reg_num), true);
}
2017-09-22 11:23:23 +02:00
inline llvm::Value *get_reg_ptr(unsigned i) {
void *ptr = this->core.get_regs_base_ptr() + traits<ARCH>::reg_byte_offset(i);
llvm::PointerType *ptrType = nullptr;
switch (traits<ARCH>::reg_bit_width(i) >> 3) {
2017-08-27 12:10:38 +02:00
case 8:
2017-09-22 11:23:23 +02:00
ptrType = llvm::Type::getInt64PtrTy(this->mod->getContext());
2017-08-27 12:10:38 +02:00
break;
case 4:
2017-09-22 11:23:23 +02:00
ptrType = llvm::Type::getInt32PtrTy(this->mod->getContext());
2017-08-27 12:10:38 +02:00
break;
case 2:
2017-09-22 11:23:23 +02:00
ptrType = llvm::Type::getInt16PtrTy(this->mod->getContext());
2017-08-27 12:10:38 +02:00
break;
case 1:
2017-09-22 11:23:23 +02:00
ptrType = llvm::Type::getInt8PtrTy(this->mod->getContext());
2017-08-27 12:10:38 +02:00
break;
default:
throw std::runtime_error("unsupported access with");
break;
}
return llvm::ConstantExpr::getIntToPtr(
2017-09-22 11:23:23 +02:00
llvm::ConstantInt::get(this->mod->getContext(),
llvm::APInt(8 /*bits*/ * sizeof(uint8_t *), reinterpret_cast<uint64_t>(ptr))),
ptrType);
2017-08-27 12:10:38 +02:00
}
2017-09-22 11:23:23 +02:00
inline llvm::Value *gen_reg_load(unsigned i, unsigned level = 0) {
// if(level){
return this->builder->CreateLoad(get_reg_ptr(i), false);
// } else {
// if(!this->loaded_regs[i])
// this->loaded_regs[i]=this->builder->CreateLoad(get_reg_ptr(i),
// false);
// return this->loaded_regs[i];
// }
}
2017-09-22 11:23:23 +02:00
inline void gen_set_pc(virt_addr_t pc) {
llvm::Value *pc_l = this->builder->CreateSExt(this->gen_const(traits<ARCH>::caddr_bit_width, (unsigned)pc),
this->get_type(traits<ARCH>::caddr_bit_width));
2017-08-27 12:10:38 +02:00
super::gen_set_reg(traits<ARCH>::PC, pc_l);
}
// some compile time constants
2017-09-22 11:23:23 +02:00
enum { MASK16 = 0b1111110001100011, MASK32 = 0b11111111111100000111000001111111 };
enum { EXTR_MASK16 = MASK16 >> 2, EXTR_MASK32 = MASK32 >> 2 };
2017-10-12 14:49:33 +02:00
enum { LUT_SIZE = 1 << util::bit_count(EXTR_MASK32), LUT_SIZE_C = 1 << util::bit_count(EXTR_MASK16) };
2017-08-27 12:10:38 +02:00
using this_class = vm_impl<ARCH>;
2017-09-22 11:23:23 +02:00
using compile_func = std::tuple<vm::continuation_e, llvm::BasicBlock *> (this_class::*)(virt_addr_t &pc,
code_word_t instr,
llvm::BasicBlock *bb);
2017-08-27 12:10:38 +02:00
compile_func lut[LUT_SIZE];
std::array<compile_func, LUT_SIZE_C> lut_00, lut_01, lut_10;
std::array<compile_func, LUT_SIZE> lut_11;
2017-09-22 11:23:23 +02:00
compile_func *qlut[4]; // = {lut_00, lut_01, lut_10, lut_11};
2017-08-27 12:10:38 +02:00
2017-09-22 11:23:23 +02:00
const uint32_t lutmasks[4] = {EXTR_MASK16, EXTR_MASK16, EXTR_MASK16, EXTR_MASK32};
2017-08-27 12:10:38 +02:00
2017-09-22 11:23:23 +02:00
void expand_bit_mask(int pos, uint32_t mask, uint32_t value, uint32_t valid, uint32_t idx, compile_func lut[],
compile_func f) {
if (pos < 0) {
lut[idx] = f;
2017-08-27 12:10:38 +02:00
} else {
2017-09-22 11:23:23 +02:00
auto bitmask = 1UL << pos;
if ((mask & bitmask) == 0) {
expand_bit_mask(pos - 1, mask, value, valid, idx, lut, f);
2017-08-27 12:10:38 +02:00
} else {
2017-09-22 11:23:23 +02:00
if ((valid & bitmask) == 0) {
expand_bit_mask(pos - 1, mask, value, valid, (idx << 1), lut, f);
expand_bit_mask(pos - 1, mask, value, valid, (idx << 1) + 1, lut, f);
2017-08-27 12:10:38 +02:00
} else {
2017-09-22 11:23:23 +02:00
auto new_val = idx << 1;
if ((value & bitmask) != 0) new_val++;
expand_bit_mask(pos - 1, mask, value, valid, new_val, lut, f);
2017-08-27 12:10:38 +02:00
}
}
}
}
2017-09-22 11:23:23 +02:00
inline uint32_t extract_fields(uint32_t val) { return extract_fields(29, val >> 2, lutmasks[val & 0x3], 0); }
2017-08-27 12:10:38 +02:00
2017-09-22 11:23:23 +02:00
uint32_t extract_fields(int pos, uint32_t val, uint32_t mask, uint32_t lut_val) {
if (pos >= 0) {
auto bitmask = 1UL << pos;
if ((mask & bitmask) == 0) {
lut_val = extract_fields(pos - 1, val, mask, lut_val);
2017-08-27 12:10:38 +02:00
} else {
2017-09-22 11:23:23 +02:00
auto new_val = lut_val << 1;
if ((val & bitmask) != 0) new_val++;
lut_val = extract_fields(pos - 1, val, mask, new_val);
2017-08-27 12:10:38 +02:00
}
}
return lut_val;
}
private:
/****************************************************************************
* start opcode definitions
****************************************************************************/
struct InstructionDesriptor {
2017-09-22 11:23:23 +02:00
size_t length;
2017-08-27 12:10:38 +02:00
uint32_t value;
uint32_t mask;
compile_func op;
};
/* start generated code */
const InstructionDesriptor instr_descr[99] = {
/* entries are: valid value, valid mask, function ptr */
/* instruction LUI */
{32, 0b00000000000000000000000000110111, 0b00000000000000000000000001111111, &this_class::__lui},
/* instruction AUIPC */
{32, 0b00000000000000000000000000010111, 0b00000000000000000000000001111111, &this_class::__auipc},
/* instruction JAL */
{32, 0b00000000000000000000000001101111, 0b00000000000000000000000001111111, &this_class::__jal},
/* instruction JALR */
{32, 0b00000000000000000000000001100111, 0b00000000000000000111000001111111, &this_class::__jalr},
/* instruction BEQ */
{32, 0b00000000000000000000000001100011, 0b00000000000000000111000001111111, &this_class::__beq},
/* instruction BNE */
{32, 0b00000000000000000001000001100011, 0b00000000000000000111000001111111, &this_class::__bne},
/* instruction BLT */
{32, 0b00000000000000000100000001100011, 0b00000000000000000111000001111111, &this_class::__blt},
/* instruction BGE */
{32, 0b00000000000000000101000001100011, 0b00000000000000000111000001111111, &this_class::__bge},
/* instruction BLTU */
{32, 0b00000000000000000110000001100011, 0b00000000000000000111000001111111, &this_class::__bltu},
/* instruction BGEU */
{32, 0b00000000000000000111000001100011, 0b00000000000000000111000001111111, &this_class::__bgeu},
/* instruction LB */
{32, 0b00000000000000000000000000000011, 0b00000000000000000111000001111111, &this_class::__lb},
/* instruction LH */
{32, 0b00000000000000000001000000000011, 0b00000000000000000111000001111111, &this_class::__lh},
/* instruction LW */
{32, 0b00000000000000000010000000000011, 0b00000000000000000111000001111111, &this_class::__lw},
/* instruction LBU */
{32, 0b00000000000000000100000000000011, 0b00000000000000000111000001111111, &this_class::__lbu},
/* instruction LHU */
{32, 0b00000000000000000101000000000011, 0b00000000000000000111000001111111, &this_class::__lhu},
/* instruction SB */
{32, 0b00000000000000000000000000100011, 0b00000000000000000111000001111111, &this_class::__sb},
/* instruction SH */
{32, 0b00000000000000000001000000100011, 0b00000000000000000111000001111111, &this_class::__sh},
/* instruction SW */
{32, 0b00000000000000000010000000100011, 0b00000000000000000111000001111111, &this_class::__sw},
/* instruction ADDI */
{32, 0b00000000000000000000000000010011, 0b00000000000000000111000001111111, &this_class::__addi},
/* instruction SLTI */
{32, 0b00000000000000000010000000010011, 0b00000000000000000111000001111111, &this_class::__slti},
/* instruction SLTIU */
{32, 0b00000000000000000011000000010011, 0b00000000000000000111000001111111, &this_class::__sltiu},
/* instruction XORI */
{32, 0b00000000000000000100000000010011, 0b00000000000000000111000001111111, &this_class::__xori},
/* instruction ORI */
{32, 0b00000000000000000110000000010011, 0b00000000000000000111000001111111, &this_class::__ori},
/* instruction ANDI */
{32, 0b00000000000000000111000000010011, 0b00000000000000000111000001111111, &this_class::__andi},
/* instruction SLLI */
{32, 0b00000000000000000001000000010011, 0b11111110000000000111000001111111, &this_class::__slli},
/* instruction SRLI */
{32, 0b00000000000000000101000000010011, 0b11111110000000000111000001111111, &this_class::__srli},
/* instruction SRAI */
{32, 0b01000000000000000101000000010011, 0b11111110000000000111000001111111, &this_class::__srai},
/* instruction ADD */
{32, 0b00000000000000000000000000110011, 0b11111110000000000111000001111111, &this_class::__add},
/* instruction SUB */
{32, 0b01000000000000000000000000110011, 0b11111110000000000111000001111111, &this_class::__sub},
/* instruction SLL */
{32, 0b00000000000000000001000000110011, 0b11111110000000000111000001111111, &this_class::__sll},
/* instruction SLT */
{32, 0b00000000000000000010000000110011, 0b11111110000000000111000001111111, &this_class::__slt},
/* instruction SLTU */
{32, 0b00000000000000000011000000110011, 0b11111110000000000111000001111111, &this_class::__sltu},
/* instruction XOR */
{32, 0b00000000000000000100000000110011, 0b11111110000000000111000001111111, &this_class::__xor},
/* instruction SRL */
{32, 0b00000000000000000101000000110011, 0b11111110000000000111000001111111, &this_class::__srl},
/* instruction SRA */
{32, 0b01000000000000000101000000110011, 0b11111110000000000111000001111111, &this_class::__sra},
/* instruction OR */
{32, 0b00000000000000000110000000110011, 0b11111110000000000111000001111111, &this_class::__or},
/* instruction AND */
{32, 0b00000000000000000111000000110011, 0b11111110000000000111000001111111, &this_class::__and},
/* instruction FENCE */
{32, 0b00000000000000000000000000001111, 0b11110000000000000111000001111111, &this_class::__fence},
/* instruction FENCE_I */
{32, 0b00000000000000000001000000001111, 0b00000000000000000111000001111111, &this_class::__fence_i},
/* instruction ECALL */
{32, 0b00000000000000000000000001110011, 0b11111111111111111111111111111111, &this_class::__ecall},
/* instruction EBREAK */
{32, 0b00000000000100000000000001110011, 0b11111111111111111111111111111111, &this_class::__ebreak},
/* instruction URET */
{32, 0b00000000001000000000000001110011, 0b11111111111111111111111111111111, &this_class::__uret},
/* instruction SRET */
{32, 0b00010000001000000000000001110011, 0b11111111111111111111111111111111, &this_class::__sret},
/* instruction MRET */
{32, 0b00110000001000000000000001110011, 0b11111111111111111111111111111111, &this_class::__mret},
/* instruction WFI */
{32, 0b00010000010100000000000001110011, 0b11111111111111111111111111111111, &this_class::__wfi},
/* instruction SFENCE.VMA */
{32, 0b00010010000000000000000001110011, 0b11111110000000000111111111111111, &this_class::__sfence_vma},
/* instruction CSRRW */
{32, 0b00000000000000000001000001110011, 0b00000000000000000111000001111111, &this_class::__csrrw},
/* instruction CSRRS */
{32, 0b00000000000000000010000001110011, 0b00000000000000000111000001111111, &this_class::__csrrs},
/* instruction CSRRC */
{32, 0b00000000000000000011000001110011, 0b00000000000000000111000001111111, &this_class::__csrrc},
/* instruction CSRRWI */
{32, 0b00000000000000000101000001110011, 0b00000000000000000111000001111111, &this_class::__csrrwi},
/* instruction CSRRSI */
{32, 0b00000000000000000110000001110011, 0b00000000000000000111000001111111, &this_class::__csrrsi},
/* instruction CSRRCI */
{32, 0b00000000000000000111000001110011, 0b00000000000000000111000001111111, &this_class::__csrrci},
/* instruction MUL */
{32, 0b00000010000000000000000000110011, 0b11111110000000000111000001111111, &this_class::__mul},
/* instruction MULH */
{32, 0b00000010000000000001000000110011, 0b11111110000000000111000001111111, &this_class::__mulh},
/* instruction MULHSU */
{32, 0b00000010000000000010000000110011, 0b11111110000000000111000001111111, &this_class::__mulhsu},
/* instruction MULHU */
{32, 0b00000010000000000011000000110011, 0b11111110000000000111000001111111, &this_class::__mulhu},
/* instruction DIV */
{32, 0b00000010000000000100000000110011, 0b11111110000000000111000001111111, &this_class::__div},
/* instruction DIVU */
{32, 0b00000010000000000101000000110011, 0b11111110000000000111000001111111, &this_class::__divu},
/* instruction REM */
{32, 0b00000010000000000110000000110011, 0b11111110000000000111000001111111, &this_class::__rem},
/* instruction REMU */
{32, 0b00000010000000000111000000110011, 0b11111110000000000111000001111111, &this_class::__remu},
/* instruction LR.W */
{32, 0b00010000000000000010000000101111, 0b11111001111100000111000001111111, &this_class::__lr_w},
/* instruction SC.W */
{32, 0b00011000000000000010000000101111, 0b11111000000000000111000001111111, &this_class::__sc_w},
/* instruction AMOSWAP.W */
{32, 0b00001000000000000010000000101111, 0b11111000000000000111000001111111, &this_class::__amoswap_w},
/* instruction AMOADD.W */
{32, 0b00000000000000000010000000101111, 0b11111000000000000111000001111111, &this_class::__amoadd_w},
/* instruction AMOXOR.W */
{32, 0b00100000000000000010000000101111, 0b11111000000000000111000001111111, &this_class::__amoxor_w},
/* instruction AMOAND.W */
{32, 0b01100000000000000010000000101111, 0b11111000000000000111000001111111, &this_class::__amoand_w},
/* instruction AMOOR.W */
{32, 0b01000000000000000010000000101111, 0b11111000000000000111000001111111, &this_class::__amoor_w},
/* instruction AMOMIN.W */
{32, 0b10000000000000000010000000101111, 0b11111000000000000111000001111111, &this_class::__amomin_w},
/* instruction AMOMAX.W */
{32, 0b10100000000000000010000000101111, 0b11111000000000000111000001111111, &this_class::__amomax_w},
/* instruction AMOMINU.W */
{32, 0b11000000000000000010000000101111, 0b11111000000000000111000001111111, &this_class::__amominu_w},
/* instruction AMOMAXU.W */
{32, 0b11100000000000000010000000101111, 0b11111000000000000111000001111111, &this_class::__amomaxu_w},
/* instruction C.ADDI4SPN */
{16, 0b0000000000000000, 0b1110000000000011, &this_class::__c_addi4spn},
/* instruction C.LW */
{16, 0b0100000000000000, 0b1110000000000011, &this_class::__c_lw},
/* instruction C.SW */
{16, 0b1100000000000000, 0b1110000000000011, &this_class::__c_sw},
/* instruction C.NOP */
{16, 0b0000000000000001, 0b1111111111111111, &this_class::__c_nop},
/* instruction C.ADDI */
{16, 0b0000000000000001, 0b1110000000000011, &this_class::__c_addi},
/* instruction C.JAL */
{16, 0b0010000000000001, 0b1110000000000011, &this_class::__c_jal},
/* instruction C.LI */
{16, 0b0100000000000001, 0b1110000000000011, &this_class::__c_li},
/* instruction C.LUI */
{16, 0b0110000000000001, 0b1110000000000011, &this_class::__c_lui},
/* instruction C.ADDI16SP */
{16, 0b0110000100000001, 0b1110111110000011, &this_class::__c_addi16sp},
/* instruction C.SRLI */
{16, 0b1000000000000001, 0b1110110000000011, &this_class::__c_srli},
/* instruction C.SRAI */
{16, 0b1000010000000001, 0b1110110000000011, &this_class::__c_srai},
/* instruction C.ANDI */
{16, 0b1000100000000001, 0b1110110000000011, &this_class::__c_andi},
/* instruction C.SUB */
{16, 0b1000110000000001, 0b1111110001100011, &this_class::__c_sub},
/* instruction C.XOR */
{16, 0b1000110000100001, 0b1111110001100011, &this_class::__c_xor},
/* instruction C.OR */
{16, 0b1000110001000001, 0b1111110001100011, &this_class::__c_or},
/* instruction C.AND */
{16, 0b1000110001100001, 0b1111110001100011, &this_class::__c_and},
/* instruction C.J */
{16, 0b1010000000000001, 0b1110000000000011, &this_class::__c_j},
/* instruction C.BEQZ */
{16, 0b1100000000000001, 0b1110000000000011, &this_class::__c_beqz},
/* instruction C.BNEZ */
{16, 0b1110000000000001, 0b1110000000000011, &this_class::__c_bnez},
/* instruction C.SLLI */
{16, 0b0000000000000010, 0b1110000000000011, &this_class::__c_slli},
/* instruction C.LQSP */
{16, 0b0010000000000010, 0b1110000000000011, &this_class::__c_lqsp},
/* instruction C.LWSP */
{16, 0b0100000000000010, 0b1110000000000011, &this_class::__c_lwsp},
/* instruction C.MV */
{16, 0b1000000000000010, 0b1111000000000011, &this_class::__c_mv},
/* instruction C.JR */
{16, 0b1000000000000010, 0b1111000001111111, &this_class::__c_jr},
/* instruction C.EBREAK */
{16, 0b1001000000000010, 0b1111111111111111, &this_class::__c_ebreak},
/* instruction C.ADD */
{16, 0b1001000000000010, 0b1111000000000011, &this_class::__c_add},
/* instruction C.JALR */
{16, 0b1001000000000010, 0b1111000001111111, &this_class::__c_jalr},
/* instruction C.SWSP */
{16, 0b1100000000000010, 0b1110000000000011, &this_class::__c_swsp},
};
// instruction LUI
std::tuple<vm::continuation_e, llvm::BasicBlock*> __lui(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("LUI");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
int32_t fld_imm_val = 0 | (signed_bit_sub<12,20>(instr) << 12);
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("LUI x%1$d, 0x%2$05x");
ins_fmter % (uint64_t)fld_rd_val % (int64_t)fld_imm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* X_rd_val = this->gen_const(32U, fld_imm_val);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction AUIPC
std::tuple<vm::continuation_e, llvm::BasicBlock*> __auipc(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("AUIPC");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
int32_t fld_imm_val = 0 | (signed_bit_sub<12,20>(instr) << 12);
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("AUIPC x%1%, 0x%2$08x");
ins_fmter % (uint64_t)fld_rd_val % (int64_t)fld_imm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* X_rd_val = this->builder->CreateAdd(
this->gen_reg_load(traits<ARCH>::PC, 0),
this->gen_const(32U, fld_imm_val));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction JAL
std::tuple<vm::continuation_e, llvm::BasicBlock*> __jal(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("JAL");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
int32_t fld_imm_val = 0 | (bit_sub<12,8>(instr) << 12) | (bit_sub<20,1>(instr) << 11) | (bit_sub<21,10>(instr) << 1) | (signed_bit_sub<31,1>(instr) << 20);
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("JAL x%1$d, 0x%2$x");
ins_fmter % (uint64_t)fld_rd_val % (int64_t)fld_imm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* X_rd_val = this->builder->CreateAdd(
this->gen_reg_load(traits<ARCH>::PC, 0),
this->gen_const(32U, 4));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
Value* PC_val = this->builder->CreateAdd(
this->gen_reg_load(traits<ARCH>::PC, 0),
this->gen_const(32U, fld_imm_val));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(PC_val, get_reg_ptr(traits<ARCH>::NEXT_PC), false);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
this->gen_trap_check(this->leave_blk);
return std::make_tuple(iss::vm::BRANCH, nullptr);
}
2017-08-27 12:10:38 +02:00
// instruction JALR
std::tuple<vm::continuation_e, llvm::BasicBlock*> __jalr(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("JALR");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
int16_t fld_imm_val = 0 | (signed_bit_sub<20,12>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("JALR x%1$d, x%2$d, 0x%3$x");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (int64_t)fld_imm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* X_rd_val = this->builder->CreateAdd(
this->gen_reg_load(traits<ARCH>::PC, 0),
this->gen_const(32U, 4));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
Value* ret_val = this->builder->CreateAdd(
this->gen_reg_load(fld_rs1_val, 0),
this->gen_const(32U, fld_imm_val));
Value* PC_val = this->builder->CreateAnd(
ret_val,
this->builder->CreateNot(this->gen_const(32U, 1)));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(PC_val, get_reg_ptr(traits<ARCH>::NEXT_PC), false);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
this->gen_trap_check(this->leave_blk);
return std::make_tuple(iss::vm::BRANCH, nullptr);
}
2017-08-27 12:10:38 +02:00
// instruction BEQ
std::tuple<vm::continuation_e, llvm::BasicBlock*> __beq(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("BEQ");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
int16_t fld_imm_val = 0 | (bit_sub<7,1>(instr) << 11) | (bit_sub<8,4>(instr) << 1) | (bit_sub<25,6>(instr) << 5) | (signed_bit_sub<31,1>(instr) << 12);
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("BEQ x%1$d, x%2$d, 0x%3$x");
ins_fmter % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val % (int64_t)fld_imm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* PC_val = this->gen_choose(
this->builder->CreateICmp(
ICmpInst::ICMP_EQ,
this->gen_reg_load(fld_rs1_val, 0),
this->gen_reg_load(fld_rs2_val, 0)),
this->builder->CreateAdd(
this->gen_reg_load(traits<ARCH>::PC, 0),
this->gen_const(32U, fld_imm_val)),
this->builder->CreateAdd(
this->gen_reg_load(traits<ARCH>::PC, 0),
this->gen_const(32U, 4)),
32);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(PC_val, get_reg_ptr(traits<ARCH>::NEXT_PC), false);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
this->gen_trap_check(this->leave_blk);
return std::make_tuple(iss::vm::BRANCH, nullptr);
}
2017-08-27 12:10:38 +02:00
// instruction BNE
std::tuple<vm::continuation_e, llvm::BasicBlock*> __bne(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("BNE");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
int16_t fld_imm_val = 0 | (bit_sub<7,1>(instr) << 11) | (bit_sub<8,4>(instr) << 1) | (bit_sub<25,6>(instr) << 5) | (signed_bit_sub<31,1>(instr) << 12);
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("BNE x%1$d, x%2$d, 0x%3$x");
ins_fmter % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val % (int64_t)fld_imm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* PC_val = this->gen_choose(
this->builder->CreateICmp(
ICmpInst::ICMP_NE,
this->gen_reg_load(fld_rs1_val, 0),
this->gen_reg_load(fld_rs2_val, 0)),
this->builder->CreateAdd(
this->gen_reg_load(traits<ARCH>::PC, 0),
this->gen_const(32U, fld_imm_val)),
this->builder->CreateAdd(
this->gen_reg_load(traits<ARCH>::PC, 0),
this->gen_const(32U, 4)),
32);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(PC_val, get_reg_ptr(traits<ARCH>::NEXT_PC), false);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
this->gen_trap_check(this->leave_blk);
return std::make_tuple(iss::vm::BRANCH, nullptr);
}
2017-08-27 12:10:38 +02:00
// instruction BLT
std::tuple<vm::continuation_e, llvm::BasicBlock*> __blt(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("BLT");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
int16_t fld_imm_val = 0 | (bit_sub<7,1>(instr) << 11) | (bit_sub<8,4>(instr) << 1) | (bit_sub<25,6>(instr) << 5) | (signed_bit_sub<31,1>(instr) << 12);
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("BLT x%1$d, x%2$d, 0x%3$x");
ins_fmter % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val % (int64_t)fld_imm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* PC_val = this->gen_choose(
this->builder->CreateICmp(
ICmpInst::ICMP_SLT,
this->gen_ext(
this->gen_reg_load(fld_rs1_val, 0),
32, true),
this->gen_ext(
this->gen_reg_load(fld_rs2_val, 0),
32, true)),
this->builder->CreateAdd(
this->gen_reg_load(traits<ARCH>::PC, 0),
this->gen_const(32U, fld_imm_val)),
this->builder->CreateAdd(
this->gen_reg_load(traits<ARCH>::PC, 0),
this->gen_const(32U, 4)),
32);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(PC_val, get_reg_ptr(traits<ARCH>::NEXT_PC), false);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
this->gen_trap_check(this->leave_blk);
return std::make_tuple(iss::vm::BRANCH, nullptr);
}
2017-08-27 12:10:38 +02:00
// instruction BGE
std::tuple<vm::continuation_e, llvm::BasicBlock*> __bge(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("BGE");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
int16_t fld_imm_val = 0 | (bit_sub<7,1>(instr) << 11) | (bit_sub<8,4>(instr) << 1) | (bit_sub<25,6>(instr) << 5) | (signed_bit_sub<31,1>(instr) << 12);
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("BGE x%1$d, x%2$d, 0x%3$x");
ins_fmter % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val % (int64_t)fld_imm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* PC_val = this->gen_choose(
this->builder->CreateICmp(
ICmpInst::ICMP_SGE,
this->gen_ext(
this->gen_reg_load(fld_rs1_val, 0),
32, true),
this->gen_ext(
this->gen_reg_load(fld_rs2_val, 0),
32, true)),
this->builder->CreateAdd(
this->gen_reg_load(traits<ARCH>::PC, 0),
this->gen_const(32U, fld_imm_val)),
this->builder->CreateAdd(
this->gen_reg_load(traits<ARCH>::PC, 0),
this->gen_const(32U, 4)),
32);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(PC_val, get_reg_ptr(traits<ARCH>::NEXT_PC), false);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
this->gen_trap_check(this->leave_blk);
return std::make_tuple(iss::vm::BRANCH, nullptr);
}
2017-08-27 12:10:38 +02:00
// instruction BLTU
std::tuple<vm::continuation_e, llvm::BasicBlock*> __bltu(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("BLTU");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
int16_t fld_imm_val = 0 | (bit_sub<7,1>(instr) << 11) | (bit_sub<8,4>(instr) << 1) | (bit_sub<25,6>(instr) << 5) | (signed_bit_sub<31,1>(instr) << 12);
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("BLTU x%1$d, x%2$d, 0x%3$x");
ins_fmter % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val % (int64_t)fld_imm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* PC_val = this->gen_choose(
this->builder->CreateICmp(
ICmpInst::ICMP_ULT,
this->gen_reg_load(fld_rs1_val, 0),
this->gen_reg_load(fld_rs2_val, 0)),
this->builder->CreateAdd(
this->gen_reg_load(traits<ARCH>::PC, 0),
this->gen_const(32U, fld_imm_val)),
this->builder->CreateAdd(
this->gen_reg_load(traits<ARCH>::PC, 0),
this->gen_const(32U, 4)),
32);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(PC_val, get_reg_ptr(traits<ARCH>::NEXT_PC), false);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
this->gen_trap_check(this->leave_blk);
return std::make_tuple(iss::vm::BRANCH, nullptr);
}
2017-08-27 12:10:38 +02:00
// instruction BGEU
std::tuple<vm::continuation_e, llvm::BasicBlock*> __bgeu(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("BGEU");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
int16_t fld_imm_val = 0 | (bit_sub<7,1>(instr) << 11) | (bit_sub<8,4>(instr) << 1) | (bit_sub<25,6>(instr) << 5) | (signed_bit_sub<31,1>(instr) << 12);
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("BGEU x%1$d, x%2$d, 0x%3$x");
ins_fmter % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val % (int64_t)fld_imm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* PC_val = this->gen_choose(
this->builder->CreateICmp(
ICmpInst::ICMP_UGE,
this->gen_reg_load(fld_rs1_val, 0),
this->gen_reg_load(fld_rs2_val, 0)),
this->builder->CreateAdd(
this->gen_reg_load(traits<ARCH>::PC, 0),
this->gen_const(32U, fld_imm_val)),
this->builder->CreateAdd(
this->gen_reg_load(traits<ARCH>::PC, 0),
this->gen_const(32U, 4)),
32);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(PC_val, get_reg_ptr(traits<ARCH>::NEXT_PC), false);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
this->gen_trap_check(this->leave_blk);
return std::make_tuple(iss::vm::BRANCH, nullptr);
}
2017-08-27 12:10:38 +02:00
// instruction LB
std::tuple<vm::continuation_e, llvm::BasicBlock*> __lb(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("LB");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
int16_t fld_imm_val = 0 | (signed_bit_sub<20,12>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("LB x%1$d, %2%(x%3$d)");
ins_fmter % (uint64_t)fld_rd_val % (int64_t)fld_imm_val % (uint64_t)fld_rs1_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* offs_val = this->builder->CreateAdd(
this->gen_reg_load(fld_rs1_val, 0),
this->gen_const(32U, fld_imm_val));
if(fld_rd_val != 0){
Value* X_rd_val = this->gen_ext(
this->gen_read_mem(traits<ARCH>::MEM, offs_val, 8/8),
32,
true);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction LH
std::tuple<vm::continuation_e, llvm::BasicBlock*> __lh(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("LH");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
int16_t fld_imm_val = 0 | (signed_bit_sub<20,12>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("LH x%1$d, %2%(x%3$d)");
ins_fmter % (uint64_t)fld_rd_val % (int64_t)fld_imm_val % (uint64_t)fld_rs1_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* offs_val = this->builder->CreateAdd(
this->gen_reg_load(fld_rs1_val, 0),
this->gen_const(32U, fld_imm_val));
if(fld_rd_val != 0){
Value* X_rd_val = this->gen_ext(
this->gen_read_mem(traits<ARCH>::MEM, offs_val, 16/8),
32,
true);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction LW
std::tuple<vm::continuation_e, llvm::BasicBlock*> __lw(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("LW");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
int16_t fld_imm_val = 0 | (signed_bit_sub<20,12>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("LW x%1$d, %2%(x%3$d)");
ins_fmter % (uint64_t)fld_rd_val % (int64_t)fld_imm_val % (uint64_t)fld_rs1_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* offs_val = this->builder->CreateAdd(
this->gen_reg_load(fld_rs1_val, 0),
this->gen_const(32U, fld_imm_val));
if(fld_rd_val != 0){
Value* X_rd_val = this->gen_ext(
this->gen_read_mem(traits<ARCH>::MEM, offs_val, 32/8),
32,
true);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction LBU
std::tuple<vm::continuation_e, llvm::BasicBlock*> __lbu(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("LBU");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
int16_t fld_imm_val = 0 | (signed_bit_sub<20,12>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("LBU x%1$d, %2%(x%3$d)");
ins_fmter % (uint64_t)fld_rd_val % (int64_t)fld_imm_val % (uint64_t)fld_rs1_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* offs_val = this->builder->CreateAdd(
this->gen_reg_load(fld_rs1_val, 0),
this->gen_const(32U, fld_imm_val));
if(fld_rd_val != 0){
Value* X_rd_val = this->gen_ext(
this->gen_read_mem(traits<ARCH>::MEM, offs_val, 8/8),
32,
false);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction LHU
std::tuple<vm::continuation_e, llvm::BasicBlock*> __lhu(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("LHU");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
int16_t fld_imm_val = 0 | (signed_bit_sub<20,12>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("LHU x%1$d, %2%(x%3$d)");
ins_fmter % (uint64_t)fld_rd_val % (int64_t)fld_imm_val % (uint64_t)fld_rs1_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* offs_val = this->builder->CreateAdd(
this->gen_reg_load(fld_rs1_val, 0),
this->gen_const(32U, fld_imm_val));
if(fld_rd_val != 0){
Value* X_rd_val = this->gen_ext(
this->gen_read_mem(traits<ARCH>::MEM, offs_val, 16/8),
32,
false);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction SB
std::tuple<vm::continuation_e, llvm::BasicBlock*> __sb(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("SB");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
int16_t fld_imm_val = 0 | (bit_sub<7,5>(instr)) | (signed_bit_sub<25,7>(instr) << 5);
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("SB x%1$d, %2%(x%3$d)");
ins_fmter % (uint64_t)fld_rs2_val % (int64_t)fld_imm_val % (uint64_t)fld_rs1_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* offs_val = this->builder->CreateAdd(
this->gen_reg_load(fld_rs1_val, 0),
this->gen_const(32U, fld_imm_val));
Value* MEM_offs_val = this->gen_reg_load(fld_rs2_val, 0);
this->gen_write_mem(
traits<ARCH>::MEM,
offs_val,
this->builder->CreateZExtOrTrunc(MEM_offs_val,this->get_type(8)));
2017-08-27 12:10:38 +02:00
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction SH
std::tuple<vm::continuation_e, llvm::BasicBlock*> __sh(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("SH");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
int16_t fld_imm_val = 0 | (bit_sub<7,5>(instr)) | (signed_bit_sub<25,7>(instr) << 5);
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("SH x%1$d, %2%(x%3$d)");
ins_fmter % (uint64_t)fld_rs2_val % (int64_t)fld_imm_val % (uint64_t)fld_rs1_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* offs_val = this->builder->CreateAdd(
this->gen_reg_load(fld_rs1_val, 0),
this->gen_const(32U, fld_imm_val));
Value* MEM_offs_val = this->gen_reg_load(fld_rs2_val, 0);
this->gen_write_mem(
traits<ARCH>::MEM,
offs_val,
this->builder->CreateZExtOrTrunc(MEM_offs_val,this->get_type(16)));
2017-08-27 12:10:38 +02:00
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction SW
std::tuple<vm::continuation_e, llvm::BasicBlock*> __sw(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("SW");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
int16_t fld_imm_val = 0 | (bit_sub<7,5>(instr)) | (signed_bit_sub<25,7>(instr) << 5);
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("SW x%1$d, %2%(x%3$d)");
ins_fmter % (uint64_t)fld_rs2_val % (int64_t)fld_imm_val % (uint64_t)fld_rs1_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* offs_val = this->builder->CreateAdd(
this->gen_reg_load(fld_rs1_val, 0),
this->gen_const(32U, fld_imm_val));
Value* MEM_offs_val = this->gen_reg_load(fld_rs2_val, 0);
this->gen_write_mem(
traits<ARCH>::MEM,
offs_val,
this->builder->CreateZExtOrTrunc(MEM_offs_val,this->get_type(32)));
2017-08-27 12:10:38 +02:00
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction ADDI
std::tuple<vm::continuation_e, llvm::BasicBlock*> __addi(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("ADDI");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
int16_t fld_imm_val = 0 | (signed_bit_sub<20,12>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("ADDI x%1$d, x%2$d, %3%");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (int64_t)fld_imm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* X_rd_val = this->builder->CreateAdd(
this->gen_reg_load(fld_rs1_val, 0),
this->gen_const(32U, fld_imm_val));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction SLTI
std::tuple<vm::continuation_e, llvm::BasicBlock*> __slti(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("SLTI");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
int16_t fld_imm_val = 0 | (signed_bit_sub<20,12>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("SLTI x%1$d, x%2$d, %3%");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (int64_t)fld_imm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* X_rd_val = this->gen_choose(
this->builder->CreateICmp(
ICmpInst::ICMP_SLT,
this->gen_ext(
this->gen_reg_load(fld_rs1_val, 0),
32, true),
this->gen_ext(
this->gen_const(32U, fld_imm_val),
32, true)),
this->gen_const(32U, 1),
this->gen_const(32U, 0),
32);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction SLTIU
std::tuple<vm::continuation_e, llvm::BasicBlock*> __sltiu(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("SLTIU");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
int16_t fld_imm_val = 0 | (signed_bit_sub<20,12>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("SLTIU x%1$d, x%2$d, %3%");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (int64_t)fld_imm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
2017-08-27 12:10:38 +02:00
int32_t full_imm_val = fld_imm_val;
if(fld_rd_val != 0){
Value* X_rd_val = this->gen_choose(
this->builder->CreateICmp(
ICmpInst::ICMP_ULT,
this->gen_ext(
this->gen_reg_load(fld_rs1_val, 0),
32, false),
this->gen_ext(
full_imm_val,
32, false)),
this->gen_const(32U, 1),
this->gen_const(32U, 0),
32);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction XORI
std::tuple<vm::continuation_e, llvm::BasicBlock*> __xori(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("XORI");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
int16_t fld_imm_val = 0 | (signed_bit_sub<20,12>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("XORI x%1$d, x%2$d, %3%");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (int64_t)fld_imm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* X_rd_val = this->builder->CreateXor(
this->gen_reg_load(fld_rs1_val, 0),
this->gen_const(32U, fld_imm_val));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction ORI
std::tuple<vm::continuation_e, llvm::BasicBlock*> __ori(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("ORI");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
int16_t fld_imm_val = 0 | (signed_bit_sub<20,12>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("ORI x%1$d, x%2$d, %3%");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (int64_t)fld_imm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* X_rd_val = this->builder->CreateOr(
this->gen_reg_load(fld_rs1_val, 0),
this->gen_const(32U, fld_imm_val));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction ANDI
std::tuple<vm::continuation_e, llvm::BasicBlock*> __andi(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("ANDI");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
int16_t fld_imm_val = 0 | (signed_bit_sub<20,12>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("ANDI x%1$d, x%2$d, %3%");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (int64_t)fld_imm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* X_rd_val = this->builder->CreateAnd(
this->gen_reg_load(fld_rs1_val, 0),
this->gen_const(32U, fld_imm_val));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction SLLI
std::tuple<vm::continuation_e, llvm::BasicBlock*> __slli(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("SLLI");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_shamt_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("SLLI x%1$d, x%2$d, %3%");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_shamt_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* X_rd_val = this->builder->CreateShl(
this->gen_reg_load(fld_rs1_val, 0),
this->gen_const(32U, fld_shamt_val));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction SRLI
std::tuple<vm::continuation_e, llvm::BasicBlock*> __srli(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("SRLI");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_shamt_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("SRLI x%1$d, x%2$d, %3%");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_shamt_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* X_rd_val = this->builder->CreateLShr(
this->gen_reg_load(fld_rs1_val, 0),
this->gen_const(32U, fld_shamt_val));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction SRAI
std::tuple<vm::continuation_e, llvm::BasicBlock*> __srai(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("SRAI");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_shamt_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("SRAI x%1$d, x%2$d, %3%");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_shamt_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* X_rd_val = this->builder->CreateAShr(
this->gen_reg_load(fld_rs1_val, 0),
this->gen_const(32U, fld_shamt_val));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction ADD
std::tuple<vm::continuation_e, llvm::BasicBlock*> __add(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("ADD");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("ADD x%1$d, x%2$d, x%3$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* X_rd_val = this->builder->CreateAdd(
this->gen_reg_load(fld_rs1_val, 0),
this->gen_reg_load(fld_rs2_val, 0));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction SUB
std::tuple<vm::continuation_e, llvm::BasicBlock*> __sub(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("SUB");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("SUB x%1$d, x%2$d, x%3$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* X_rd_val = this->builder->CreateSub(
this->gen_reg_load(fld_rs1_val, 0),
this->gen_reg_load(fld_rs2_val, 0));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction SLL
std::tuple<vm::continuation_e, llvm::BasicBlock*> __sll(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("SLL");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("SLL x%1$d, x%2$d, x%3$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* X_rd_val = this->builder->CreateShl(
this->gen_reg_load(fld_rs1_val, 0),
this->builder->CreateAnd(
this->gen_reg_load(fld_rs2_val, 0),
31));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction SLT
std::tuple<vm::continuation_e, llvm::BasicBlock*> __slt(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("SLT");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("SLT x%1$d, x%2$d, x%3$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* X_rd_val = this->gen_choose(
this->builder->CreateICmp(
ICmpInst::ICMP_SLT,
this->gen_ext(
this->gen_reg_load(fld_rs1_val, 0),
32, true),
this->gen_ext(
this->gen_reg_load(fld_rs2_val, 0),
32, true)),
this->gen_const(32U, 1),
this->gen_const(32U, 0),
32);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction SLTU
std::tuple<vm::continuation_e, llvm::BasicBlock*> __sltu(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("SLTU");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("SLTU x%1$d, x%2$d, x%3$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* X_rd_val = this->gen_choose(
this->builder->CreateICmp(
ICmpInst::ICMP_ULT,
this->gen_ext(
this->gen_reg_load(fld_rs1_val, 0),
32,
false),
this->gen_ext(
this->gen_reg_load(fld_rs2_val, 0),
32,
false)),
this->gen_const(32U, 1),
this->gen_const(32U, 0),
32);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction XOR
std::tuple<vm::continuation_e, llvm::BasicBlock*> __xor(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("XOR");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("XOR x%1$d, x%2$d, x%3$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* X_rd_val = this->builder->CreateXor(
this->gen_reg_load(fld_rs1_val, 0),
this->gen_reg_load(fld_rs2_val, 0));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction SRL
std::tuple<vm::continuation_e, llvm::BasicBlock*> __srl(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("SRL");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("SRL x%1$d, x%2$d, x%3$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* X_rd_val = this->builder->CreateLShr(
this->gen_reg_load(fld_rs1_val, 0),
this->builder->CreateAnd(
this->gen_reg_load(fld_rs2_val, 0),
31));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction SRA
std::tuple<vm::continuation_e, llvm::BasicBlock*> __sra(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("SRA");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("SRA x%1$d, x%2$d, x%3$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* X_rd_val = this->builder->CreateAShr(
this->gen_reg_load(fld_rs1_val, 0),
this->builder->CreateAnd(
this->gen_reg_load(fld_rs2_val, 0),
31));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction OR
std::tuple<vm::continuation_e, llvm::BasicBlock*> __or(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("OR");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("OR x%1$d, x%2$d, x%3$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* X_rd_val = this->builder->CreateOr(
this->gen_reg_load(fld_rs1_val, 0),
this->gen_reg_load(fld_rs2_val, 0));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction AND
std::tuple<vm::continuation_e, llvm::BasicBlock*> __and(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("AND");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("AND x%1$d, x%2$d, x%3$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* X_rd_val = this->builder->CreateAnd(
this->gen_reg_load(fld_rs1_val, 0),
this->gen_reg_load(fld_rs2_val, 0));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction FENCE
std::tuple<vm::continuation_e, llvm::BasicBlock*> __fence(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("FENCE");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_succ_val = 0 | (bit_sub<20,4>(instr));
uint8_t fld_pred_val = 0 | (bit_sub<24,4>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr("FENCE"),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* FENCE_fence_val = this->builder->CreateOr(
this->builder->CreateShl(
this->gen_const(32U, fld_pred_val),
this->gen_const(32U, 4)),
2017-08-27 12:10:38 +02:00
this->gen_const(32U, fld_succ_val));
this->gen_write_mem(
traits<ARCH>::FENCE,
(uint64_t)0,
this->builder->CreateZExtOrTrunc(FENCE_fence_val,this->get_type(32)));
2017-08-27 12:10:38 +02:00
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction FENCE_I
std::tuple<vm::continuation_e, llvm::BasicBlock*> __fence_i(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("FENCE_I");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint16_t fld_imm_val = 0 | (bit_sub<20,12>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr("FENCE_I"),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* FENCE_fencei_val = this->gen_const(32U, fld_imm_val);
this->gen_write_mem(
traits<ARCH>::FENCE,
(uint64_t)1,
this->builder->CreateZExtOrTrunc(FENCE_fencei_val,this->get_type(32)));
2017-08-27 12:10:38 +02:00
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
this->gen_trap_check(this->leave_blk);
return std::make_tuple(iss::vm::FLUSH, nullptr);
}
2017-08-27 12:10:38 +02:00
// instruction ECALL
std::tuple<vm::continuation_e, llvm::BasicBlock*> __ecall(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("ECALL");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
2017-08-27 12:10:38 +02:00
;
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr("ECALL"),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
2017-08-27 12:10:38 +02:00
this->gen_raise_trap(0, 11);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
this->gen_trap_check(this->leave_blk);
return std::make_tuple(iss::vm::BRANCH, nullptr);
}
2017-08-27 12:10:38 +02:00
// instruction EBREAK
std::tuple<vm::continuation_e, llvm::BasicBlock*> __ebreak(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("EBREAK");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
2017-08-27 12:10:38 +02:00
;
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr("EBREAK"),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
2017-08-27 12:10:38 +02:00
this->gen_raise_trap(0, 3);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
this->gen_trap_check(this->leave_blk);
return std::make_tuple(iss::vm::BRANCH, nullptr);
}
2017-08-27 12:10:38 +02:00
// instruction URET
std::tuple<vm::continuation_e, llvm::BasicBlock*> __uret(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("URET");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
2017-08-27 12:10:38 +02:00
;
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr("URET"),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
2017-08-27 12:10:38 +02:00
this->gen_leave_trap(0);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
this->gen_trap_check(this->leave_blk);
return std::make_tuple(iss::vm::BRANCH, nullptr);
}
2017-08-27 12:10:38 +02:00
// instruction SRET
std::tuple<vm::continuation_e, llvm::BasicBlock*> __sret(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("SRET");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
2017-08-27 12:10:38 +02:00
;
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr("SRET"),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
2017-08-27 12:10:38 +02:00
this->gen_leave_trap(1);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
this->gen_trap_check(this->leave_blk);
return std::make_tuple(iss::vm::BRANCH, nullptr);
}
2017-08-27 12:10:38 +02:00
// instruction MRET
std::tuple<vm::continuation_e, llvm::BasicBlock*> __mret(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("MRET");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
2017-08-27 12:10:38 +02:00
;
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr("MRET"),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
2017-08-27 12:10:38 +02:00
this->gen_leave_trap(3);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
this->gen_trap_check(this->leave_blk);
return std::make_tuple(iss::vm::BRANCH, nullptr);
}
2017-08-27 12:10:38 +02:00
// instruction WFI
std::tuple<vm::continuation_e, llvm::BasicBlock*> __wfi(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("WFI");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
2017-08-27 12:10:38 +02:00
;
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr("WFI"),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
2017-08-27 12:10:38 +02:00
this->gen_wait(1);
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction SFENCE.VMA
std::tuple<vm::continuation_e, llvm::BasicBlock*> __sfence_vma(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("SFENCE.VMA");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr("SFENCE.VMA"),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* FENCE_fencevmal_val = this->gen_const(32U, fld_rs1_val);
this->gen_write_mem(
traits<ARCH>::FENCE,
(uint64_t)2,
this->builder->CreateZExtOrTrunc(FENCE_fencevmal_val,this->get_type(32)));
Value* FENCE_fencevmau_val = this->gen_const(32U, fld_rs2_val);
this->gen_write_mem(
traits<ARCH>::FENCE,
(uint64_t)3,
this->builder->CreateZExtOrTrunc(FENCE_fencevmau_val,this->get_type(32)));
2017-08-27 12:10:38 +02:00
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction CSRRW
std::tuple<vm::continuation_e, llvm::BasicBlock*> __csrrw(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("CSRRW");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint16_t fld_csr_val = 0 | (bit_sub<20,12>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("CSRRW x%1$d, %2$d, x%3$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_csr_val % (uint64_t)fld_rs1_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* rs_val_val = this->gen_reg_load(fld_rs1_val, 0);
if(fld_rd_val != 0){
Value* csr_val_val = this->gen_read_mem(traits<ARCH>::CSR, fld_csr_val, 32/8);
Value* CSR_csr_val = rs_val_val;
this->gen_write_mem(
traits<ARCH>::CSR,
fld_csr_val,
this->builder->CreateZExtOrTrunc(CSR_csr_val,this->get_type(32)));
Value* X_rd_val = csr_val_val;
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
} else {
Value* CSR_csr_val = rs_val_val;
this->gen_write_mem(
traits<ARCH>::CSR,
fld_csr_val,
this->builder->CreateZExtOrTrunc(CSR_csr_val,this->get_type(32)));
2017-08-27 12:10:38 +02:00
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction CSRRS
std::tuple<vm::continuation_e, llvm::BasicBlock*> __csrrs(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("CSRRS");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint16_t fld_csr_val = 0 | (bit_sub<20,12>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("CSRRS x%1$d, %2$d, x%3$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_csr_val % (uint64_t)fld_rs1_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* xrd_val = this->gen_read_mem(traits<ARCH>::CSR, fld_csr_val, 32/8);
Value* xrs1_val = this->gen_reg_load(fld_rs1_val, 0);
if(fld_rd_val != 0){
Value* X_rd_val = xrd_val;
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
if(fld_rs1_val != 0){
Value* CSR_csr_val = this->builder->CreateOr(
xrd_val,
xrs1_val);
this->gen_write_mem(
traits<ARCH>::CSR,
fld_csr_val,
this->builder->CreateZExtOrTrunc(CSR_csr_val,this->get_type(32)));
2017-08-27 12:10:38 +02:00
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction CSRRC
std::tuple<vm::continuation_e, llvm::BasicBlock*> __csrrc(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("CSRRC");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint16_t fld_csr_val = 0 | (bit_sub<20,12>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("CSRRC x%1$d, %2$d, x%3$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_csr_val % (uint64_t)fld_rs1_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* xrd_val = this->gen_read_mem(traits<ARCH>::CSR, fld_csr_val, 32/8);
Value* xrs1_val = this->gen_reg_load(fld_rs1_val, 0);
if(fld_rd_val != 0){
Value* X_rd_val = xrd_val;
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
if(fld_rs1_val != 0){
Value* CSR_csr_val = this->builder->CreateAnd(
xrd_val,
this->builder->CreateNot(xrs1_val));
this->gen_write_mem(
traits<ARCH>::CSR,
fld_csr_val,
this->builder->CreateZExtOrTrunc(CSR_csr_val,this->get_type(32)));
2017-08-27 12:10:38 +02:00
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction CSRRWI
std::tuple<vm::continuation_e, llvm::BasicBlock*> __csrrwi(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("CSRRWI");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_zimm_val = 0 | (bit_sub<15,5>(instr));
uint16_t fld_csr_val = 0 | (bit_sub<20,12>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("CSRRWI x%1$d, %2$d, 0x%3$x");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_csr_val % (uint64_t)fld_zimm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* X_rd_val = this->gen_read_mem(traits<ARCH>::CSR, fld_csr_val, 32/8);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
Value* CSR_csr_val = this->gen_ext(
this->gen_const(32U, fld_zimm_val),
32,
false);
this->gen_write_mem(
traits<ARCH>::CSR,
fld_csr_val,
this->builder->CreateZExtOrTrunc(CSR_csr_val,this->get_type(32)));
2017-08-27 12:10:38 +02:00
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction CSRRSI
std::tuple<vm::continuation_e, llvm::BasicBlock*> __csrrsi(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("CSRRSI");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_zimm_val = 0 | (bit_sub<15,5>(instr));
uint16_t fld_csr_val = 0 | (bit_sub<20,12>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("CSRRSI x%1$d, %2$d, 0x%3$x");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_csr_val % (uint64_t)fld_zimm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* res_val = this->gen_read_mem(traits<ARCH>::CSR, fld_csr_val, 32/8);
if(fld_zimm_val != 0){
Value* CSR_csr_val = this->builder->CreateOr(
res_val,
this->gen_ext(
this->gen_const(32U, fld_zimm_val),
32,
false));
this->gen_write_mem(
traits<ARCH>::CSR,
fld_csr_val,
this->builder->CreateZExtOrTrunc(CSR_csr_val,this->get_type(32)));
}
if(fld_rd_val != 0){
Value* X_rd_val = res_val;
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction CSRRCI
std::tuple<vm::continuation_e, llvm::BasicBlock*> __csrrci(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("CSRRCI");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_zimm_val = 0 | (bit_sub<15,5>(instr));
uint16_t fld_csr_val = 0 | (bit_sub<20,12>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("CSRRCI x%1$d, %2$d, 0x%3$x");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_csr_val % (uint64_t)fld_zimm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* res_val = this->gen_read_mem(traits<ARCH>::CSR, fld_csr_val, 32/8);
if(fld_rd_val != 0){
Value* X_rd_val = res_val;
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
if(fld_zimm_val != 0){
Value* CSR_csr_val = this->builder->CreateAnd(
res_val,
this->builder->CreateNot(this->gen_ext(
this->gen_const(32U, fld_zimm_val),
32,
false)));
this->gen_write_mem(
traits<ARCH>::CSR,
fld_csr_val,
this->builder->CreateZExtOrTrunc(CSR_csr_val,this->get_type(32)));
2017-08-27 12:10:38 +02:00
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction MUL
std::tuple<vm::continuation_e, llvm::BasicBlock*> __mul(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("MUL");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("MUL x%1$d, x%2$d, x%3$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* res_val = this->builder->CreateMul(
this->gen_ext(
this->gen_reg_load(fld_rs1_val, 0),
64,
false),
this->gen_ext(
this->gen_reg_load(fld_rs2_val, 0),
64,
false));
Value* X_rd_val = this->gen_ext(
res_val,
32,
false);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction MULH
std::tuple<vm::continuation_e, llvm::BasicBlock*> __mulh(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("MULH");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("MULH x%1$d, x%2$d, x%3$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* res_val = this->builder->CreateMul(
this->gen_ext(
this->gen_reg_load(fld_rs1_val, 0),
64,
true),
this->gen_ext(
this->gen_reg_load(fld_rs2_val, 0),
64,
true));
Value* X_rd_val = this->gen_ext(
this->builder->CreateLShr(
res_val,
32),
32,
false);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction MULHSU
std::tuple<vm::continuation_e, llvm::BasicBlock*> __mulhsu(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("MULHSU");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("MULHSU x%1$d, x%2$d, x%3$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* res_val = this->builder->CreateMul(
this->gen_ext(
this->gen_reg_load(fld_rs1_val, 0),
64,
true),
this->gen_ext(
this->gen_reg_load(fld_rs2_val, 0),
64,
false));
Value* X_rd_val = this->gen_ext(
this->builder->CreateLShr(
res_val,
32),
32,
false);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction MULHU
std::tuple<vm::continuation_e, llvm::BasicBlock*> __mulhu(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("MULHU");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("MULHU x%1$d, x%2$d, x%3$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* res_val = this->builder->CreateMul(
this->gen_ext(
this->gen_reg_load(fld_rs1_val, 0),
64,
false),
this->gen_ext(
this->gen_reg_load(fld_rs2_val, 0),
64,
false));
Value* X_rd_val = this->gen_ext(
this->builder->CreateLShr(
res_val,
32),
32,
false);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction DIV
std::tuple<vm::continuation_e, llvm::BasicBlock*> __div(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("DIV");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("DIV x%1$d, x%2$d, x%3$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
llvm::BasicBlock* bbnext = llvm::BasicBlock::Create(this->mod->getContext(), "endif", this->func, this->leave_blk);
llvm::BasicBlock* bb_then = llvm::BasicBlock::Create(this->mod->getContext(), "thenbr", this->func, bbnext);
llvm::BasicBlock* bb_else = llvm::BasicBlock::Create(this->mod->getContext(), "elsebr", this->func, bbnext);
2017-08-27 12:10:38 +02:00
// this->builder->SetInsertPoint(bb);
this->gen_cond_branch(this->builder->CreateICmp(
ICmpInst::ICMP_NE,
this->gen_reg_load(fld_rs2_val, 0),
this->gen_const(32U, 0)),
bb_then,
bb_else);
2017-08-27 12:10:38 +02:00
this->builder->SetInsertPoint(bb_then);
{
Value* X_rd_val = this->builder->CreateSDiv(
this->gen_ext(
this->gen_reg_load(fld_rs1_val, 1),
32,
true),
this->gen_ext(
this->gen_reg_load(fld_rs2_val, 1),
32,
true));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->builder->CreateBr(bbnext);
this->builder->SetInsertPoint(bb_else);
{
Value* X_rd_val = this->builder->CreateNeg(this->gen_const(32U, 1));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->builder->CreateBr(bbnext);
bb=bbnext;
2017-08-27 12:10:38 +02:00
this->builder->SetInsertPoint(bb);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction DIVU
std::tuple<vm::continuation_e, llvm::BasicBlock*> __divu(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("DIVU");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("DIVU x%1$d, x%2$d, x%3$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
llvm::BasicBlock* bbnext = llvm::BasicBlock::Create(this->mod->getContext(), "endif", this->func, this->leave_blk);
llvm::BasicBlock* bb_then = llvm::BasicBlock::Create(this->mod->getContext(), "thenbr", this->func, bbnext);
llvm::BasicBlock* bb_else = llvm::BasicBlock::Create(this->mod->getContext(), "elsebr", this->func, bbnext);
2017-08-27 12:10:38 +02:00
// this->builder->SetInsertPoint(bb);
this->gen_cond_branch(this->builder->CreateICmp(
ICmpInst::ICMP_NE,
this->gen_reg_load(fld_rs2_val, 0),
this->gen_const(32U, 0)),
bb_then,
bb_else);
2017-08-27 12:10:38 +02:00
this->builder->SetInsertPoint(bb_then);
{
Value* X_rd_val = this->builder->CreateUDiv(
this->gen_ext(
this->gen_reg_load(fld_rs1_val, 1),
32,
false),
this->gen_ext(
this->gen_reg_load(fld_rs2_val, 1),
32,
false));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->builder->CreateBr(bbnext);
this->builder->SetInsertPoint(bb_else);
{
Value* X_rd_val = this->builder->CreateNeg(this->gen_const(32U, 1));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->builder->CreateBr(bbnext);
bb=bbnext;
2017-08-27 12:10:38 +02:00
this->builder->SetInsertPoint(bb);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction REM
std::tuple<vm::continuation_e, llvm::BasicBlock*> __rem(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("REM");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("REM x%1$d, x%2$d, x%3$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
llvm::BasicBlock* bbnext = llvm::BasicBlock::Create(this->mod->getContext(), "endif", this->func, this->leave_blk);
llvm::BasicBlock* bb_then = llvm::BasicBlock::Create(this->mod->getContext(), "thenbr", this->func, bbnext);
llvm::BasicBlock* bb_else = llvm::BasicBlock::Create(this->mod->getContext(), "elsebr", this->func, bbnext);
2017-08-27 12:10:38 +02:00
// this->builder->SetInsertPoint(bb);
this->gen_cond_branch(this->builder->CreateICmp(
ICmpInst::ICMP_NE,
this->gen_reg_load(fld_rs2_val, 0),
this->gen_const(32U, 0)),
bb_then,
bb_else);
2017-08-27 12:10:38 +02:00
this->builder->SetInsertPoint(bb_then);
{
Value* X_rd_val = this->builder->CreateSRem(
this->gen_ext(
this->gen_reg_load(fld_rs1_val, 1),
32,
true),
this->gen_ext(
this->gen_reg_load(fld_rs2_val, 1),
32,
true));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->builder->CreateBr(bbnext);
this->builder->SetInsertPoint(bb_else);
{
Value* X_rd_val = this->gen_reg_load(fld_rs1_val, 1);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->builder->CreateBr(bbnext);
bb=bbnext;
2017-08-27 12:10:38 +02:00
this->builder->SetInsertPoint(bb);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction REMU
std::tuple<vm::continuation_e, llvm::BasicBlock*> __remu(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("REMU");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("REMU x%1$d, x%2$d, x%3$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
llvm::BasicBlock* bbnext = llvm::BasicBlock::Create(this->mod->getContext(), "endif", this->func, this->leave_blk);
llvm::BasicBlock* bb_then = llvm::BasicBlock::Create(this->mod->getContext(), "thenbr", this->func, bbnext);
llvm::BasicBlock* bb_else = llvm::BasicBlock::Create(this->mod->getContext(), "elsebr", this->func, bbnext);
2017-08-27 12:10:38 +02:00
// this->builder->SetInsertPoint(bb);
this->gen_cond_branch(this->builder->CreateICmp(
ICmpInst::ICMP_NE,
this->gen_reg_load(fld_rs2_val, 0),
this->gen_const(32U, 0)),
bb_then,
bb_else);
2017-08-27 12:10:38 +02:00
this->builder->SetInsertPoint(bb_then);
{
Value* X_rd_val = this->builder->CreateURem(
this->gen_ext(
this->gen_reg_load(fld_rs1_val, 1),
32,
false),
this->gen_ext(
this->gen_reg_load(fld_rs2_val, 1),
32,
false));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->builder->CreateBr(bbnext);
this->builder->SetInsertPoint(bb_else);
{
Value* X_rd_val = this->gen_reg_load(fld_rs1_val, 1);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->builder->CreateBr(bbnext);
bb=bbnext;
2017-08-27 12:10:38 +02:00
this->builder->SetInsertPoint(bb);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction LR.W
std::tuple<vm::continuation_e, llvm::BasicBlock*> __lr_w(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("LR.W");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rl_val = 0 | (bit_sub<25,1>(instr));
uint8_t fld_aq_val = 0 | (bit_sub<26,1>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("LR.W x%1$d, x%2$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
if(fld_rd_val != 0){
Value* offs_val = this->gen_reg_load(fld_rs1_val, 0);
Value* X_rd_val = this->gen_ext(
this->gen_read_mem(traits<ARCH>::MEM, offs_val, 32/8),
32,
true);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
Value* RES_offs_val = this->gen_ext(
this->builder->CreateNeg(this->gen_const(8U, 1)),
32,
true);
this->gen_write_mem(
traits<ARCH>::RES,
offs_val,
this->builder->CreateZExtOrTrunc(RES_offs_val,this->get_type(32)));
2017-08-27 12:10:38 +02:00
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction SC.W
std::tuple<vm::continuation_e, llvm::BasicBlock*> __sc_w(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("SC.W");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
uint8_t fld_rl_val = 0 | (bit_sub<25,1>(instr));
uint8_t fld_aq_val = 0 | (bit_sub<26,1>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("SC.W x%1$d, x%2$d, x%3$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* offs_val = this->gen_reg_load(fld_rs1_val, 0);
Value* res1_val = this->gen_read_mem(traits<ARCH>::RES, offs_val, 32/8);
llvm::BasicBlock* bbnext = llvm::BasicBlock::Create(this->mod->getContext(), "endif", this->func, this->leave_blk);
llvm::BasicBlock* bb_then = llvm::BasicBlock::Create(this->mod->getContext(), "thenbr", this->func, bbnext);
2017-08-27 12:10:38 +02:00
// this->builder->SetInsertPoint(bb);
this->gen_cond_branch(this->builder->CreateICmp(
ICmpInst::ICMP_NE,
res1_val,
this->gen_const(32U, 0)),
bb_then,
bbnext);
2017-08-27 12:10:38 +02:00
this->builder->SetInsertPoint(bb_then);
{
Value* MEM_offs_val = this->gen_reg_load(fld_rs2_val, 1);
this->gen_write_mem(
traits<ARCH>::MEM,
offs_val,
this->builder->CreateZExtOrTrunc(MEM_offs_val,this->get_type(32)));
2017-08-27 12:10:38 +02:00
}
this->builder->CreateBr(bbnext);
bb=bbnext;
2017-08-27 12:10:38 +02:00
this->builder->SetInsertPoint(bb);
if(fld_rd_val != 0){
Value* X_rd_val = this->gen_choose(
this->builder->CreateICmp(
ICmpInst::ICMP_NE,
res1_val,
this->gen_const(32U, 0)),
this->gen_const(32U, 0),
this->gen_const(32U, 1),
32);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction AMOSWAP.W
std::tuple<vm::continuation_e, llvm::BasicBlock*> __amoswap_w(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("AMOSWAP.W");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
uint8_t fld_rl_val = 0 | (bit_sub<25,1>(instr));
uint8_t fld_aq_val = 0 | (bit_sub<26,1>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("AMOSWAP.W x%1$d, x%2$d, x%3$d (aqu=%4$d,rel=%5$d)");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val % (uint64_t)fld_aq_val % (uint64_t)fld_rl_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* offs_val = this->gen_reg_load(fld_rs1_val, 0);
if(fld_rd_val != 0){
Value* X_rd_val = this->gen_ext(
this->gen_read_mem(traits<ARCH>::MEM, offs_val, 32/8),
32,
true);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
Value* MEM_offs_val = this->gen_reg_load(fld_rs2_val, 0);
this->gen_write_mem(
traits<ARCH>::MEM,
offs_val,
this->builder->CreateZExtOrTrunc(MEM_offs_val,this->get_type(32)));
2017-08-27 12:10:38 +02:00
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction AMOADD.W
std::tuple<vm::continuation_e, llvm::BasicBlock*> __amoadd_w(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("AMOADD.W");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
uint8_t fld_rl_val = 0 | (bit_sub<25,1>(instr));
uint8_t fld_aq_val = 0 | (bit_sub<26,1>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("AMOADD.W x%1$d, x%2$d, x%3$d (aqu=%4$d,rel=%5$d)");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val % (uint64_t)fld_aq_val % (uint64_t)fld_rl_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* offs_val = this->gen_reg_load(fld_rs1_val, 0);
Value* res1_val = this->gen_ext(
this->gen_read_mem(traits<ARCH>::MEM, offs_val, 32/8),
32,
true);
if(fld_rd_val != 0){
Value* X_rd_val = res1_val;
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
Value* res2_val = this->builder->CreateAdd(
res1_val,
this->gen_reg_load(fld_rs2_val, 0));
Value* MEM_offs_val = res2_val;
this->gen_write_mem(
traits<ARCH>::MEM,
offs_val,
this->builder->CreateZExtOrTrunc(MEM_offs_val,this->get_type(32)));
2017-08-27 12:10:38 +02:00
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction AMOXOR.W
std::tuple<vm::continuation_e, llvm::BasicBlock*> __amoxor_w(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("AMOXOR.W");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
uint8_t fld_rl_val = 0 | (bit_sub<25,1>(instr));
uint8_t fld_aq_val = 0 | (bit_sub<26,1>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("AMOXOR.W x%1$d, x%2$d, x%3$d (aqu=%4$d,rel=%5$d)");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val % (uint64_t)fld_aq_val % (uint64_t)fld_rl_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* offs_val = this->gen_reg_load(fld_rs1_val, 0);
Value* res1_val = this->gen_ext(
this->gen_read_mem(traits<ARCH>::MEM, offs_val, 32/8),
32,
true);
if(fld_rd_val != 0){
Value* X_rd_val = res1_val;
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
Value* res2_val = this->builder->CreateXor(
res1_val,
this->gen_reg_load(fld_rs2_val, 0));
Value* MEM_offs_val = res2_val;
this->gen_write_mem(
traits<ARCH>::MEM,
offs_val,
this->builder->CreateZExtOrTrunc(MEM_offs_val,this->get_type(32)));
2017-08-27 12:10:38 +02:00
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction AMOAND.W
std::tuple<vm::continuation_e, llvm::BasicBlock*> __amoand_w(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("AMOAND.W");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
uint8_t fld_rl_val = 0 | (bit_sub<25,1>(instr));
uint8_t fld_aq_val = 0 | (bit_sub<26,1>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("AMOAND.W x%1$d, x%2$d, x%3$d (aqu=%4$d,rel=%5$d)");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val % (uint64_t)fld_aq_val % (uint64_t)fld_rl_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* offs_val = this->gen_reg_load(fld_rs1_val, 0);
Value* res1_val = this->gen_ext(
this->gen_read_mem(traits<ARCH>::MEM, offs_val, 32/8),
32,
true);
if(fld_rd_val != 0){
Value* X_rd_val = res1_val;
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
Value* res2_val = this->builder->CreateAnd(
res1_val,
this->gen_reg_load(fld_rs2_val, 0));
Value* MEM_offs_val = res2_val;
this->gen_write_mem(
traits<ARCH>::MEM,
offs_val,
this->builder->CreateZExtOrTrunc(MEM_offs_val,this->get_type(32)));
2017-08-27 12:10:38 +02:00
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction AMOOR.W
std::tuple<vm::continuation_e, llvm::BasicBlock*> __amoor_w(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("AMOOR.W");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
uint8_t fld_rl_val = 0 | (bit_sub<25,1>(instr));
uint8_t fld_aq_val = 0 | (bit_sub<26,1>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("AMOOR.W x%1$d, x%2$d, x%3$d (aqu=%4$d,rel=%5$d)");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val % (uint64_t)fld_aq_val % (uint64_t)fld_rl_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* offs_val = this->gen_reg_load(fld_rs1_val, 0);
Value* res1_val = this->gen_ext(
this->gen_read_mem(traits<ARCH>::MEM, offs_val, 32/8),
32,
true);
if(fld_rd_val != 0){
Value* X_rd_val = res1_val;
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
Value* res2_val = this->builder->CreateOr(
res1_val,
this->gen_reg_load(fld_rs2_val, 0));
Value* MEM_offs_val = res2_val;
this->gen_write_mem(
traits<ARCH>::MEM,
offs_val,
this->builder->CreateZExtOrTrunc(MEM_offs_val,this->get_type(32)));
2017-08-27 12:10:38 +02:00
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction AMOMIN.W
std::tuple<vm::continuation_e, llvm::BasicBlock*> __amomin_w(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("AMOMIN.W");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
uint8_t fld_rl_val = 0 | (bit_sub<25,1>(instr));
uint8_t fld_aq_val = 0 | (bit_sub<26,1>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("AMOMIN.W x%1$d, x%2$d, x%3$d (aqu=%4$d,rel=%5$d)");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val % (uint64_t)fld_aq_val % (uint64_t)fld_rl_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* offs_val = this->gen_reg_load(fld_rs1_val, 0);
Value* res1_val = this->gen_ext(
this->gen_read_mem(traits<ARCH>::MEM, offs_val, 32/8),
32,
true);
if(fld_rd_val != 0){
Value* X_rd_val = res1_val;
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
Value* res2_val = this->gen_choose(
this->builder->CreateICmp(
ICmpInst::ICMP_SGT,
this->gen_ext(
res1_val,
32, true),
this->gen_ext(
this->gen_reg_load(fld_rs2_val, 0),
32, true)),
this->gen_reg_load(fld_rs2_val, 0),
res1_val,
32);
Value* MEM_offs_val = res2_val;
this->gen_write_mem(
traits<ARCH>::MEM,
offs_val,
this->builder->CreateZExtOrTrunc(MEM_offs_val,this->get_type(32)));
2017-08-27 12:10:38 +02:00
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction AMOMAX.W
std::tuple<vm::continuation_e, llvm::BasicBlock*> __amomax_w(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("AMOMAX.W");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
uint8_t fld_rl_val = 0 | (bit_sub<25,1>(instr));
uint8_t fld_aq_val = 0 | (bit_sub<26,1>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("AMOMAX.W x%1$d, x%2$d, x%3$d (aqu=%4$d,rel=%5$d)");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val % (uint64_t)fld_aq_val % (uint64_t)fld_rl_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* offs_val = this->gen_reg_load(fld_rs1_val, 0);
Value* res1_val = this->gen_ext(
this->gen_read_mem(traits<ARCH>::MEM, offs_val, 32/8),
32,
true);
if(fld_rd_val != 0){
Value* X_rd_val = res1_val;
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
Value* res2_val = this->gen_choose(
this->builder->CreateICmp(
ICmpInst::ICMP_SLT,
this->gen_ext(
res1_val,
32, true),
this->gen_ext(
this->gen_reg_load(fld_rs2_val, 0),
32, true)),
this->gen_reg_load(fld_rs2_val, 0),
res1_val,
32);
Value* MEM_offs_val = res2_val;
this->gen_write_mem(
traits<ARCH>::MEM,
offs_val,
this->builder->CreateZExtOrTrunc(MEM_offs_val,this->get_type(32)));
2017-08-27 12:10:38 +02:00
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction AMOMINU.W
std::tuple<vm::continuation_e, llvm::BasicBlock*> __amominu_w(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("AMOMINU.W");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
uint8_t fld_rl_val = 0 | (bit_sub<25,1>(instr));
uint8_t fld_aq_val = 0 | (bit_sub<26,1>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("AMOMINU.W x%1$d, x%2$d, x%3$d (aqu=%4$d,rel=%5$d)");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val % (uint64_t)fld_aq_val % (uint64_t)fld_rl_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* offs_val = this->gen_reg_load(fld_rs1_val, 0);
Value* res1_val = this->gen_ext(
this->gen_read_mem(traits<ARCH>::MEM, offs_val, 32/8),
32,
false);
if(fld_rd_val != 0){
Value* X_rd_val = res1_val;
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
Value* res2_val = this->gen_choose(
this->builder->CreateICmp(
ICmpInst::ICMP_UGT,
res1_val,
this->gen_reg_load(fld_rs2_val, 0)),
this->gen_reg_load(fld_rs2_val, 0),
res1_val,
32);
Value* MEM_offs_val = res2_val;
this->gen_write_mem(
traits<ARCH>::MEM,
offs_val,
this->builder->CreateZExtOrTrunc(MEM_offs_val,this->get_type(32)));
2017-08-27 12:10:38 +02:00
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction AMOMAXU.W
std::tuple<vm::continuation_e, llvm::BasicBlock*> __amomaxu_w(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("AMOMAXU.W");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
uint8_t fld_rs1_val = 0 | (bit_sub<15,5>(instr));
uint8_t fld_rs2_val = 0 | (bit_sub<20,5>(instr));
uint8_t fld_rl_val = 0 | (bit_sub<25,1>(instr));
uint8_t fld_aq_val = 0 | (bit_sub<26,1>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("AMOMAXU.W x%1$d, x%2$d, x%3$d (aqu=%4$d,rel=%5$d)");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val % (uint64_t)fld_aq_val % (uint64_t)fld_rl_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+4;
Value* offs_val = this->gen_reg_load(fld_rs1_val, 0);
Value* res1_val = this->gen_ext(
this->gen_read_mem(traits<ARCH>::MEM, offs_val, 32/8),
32,
false);
if(fld_rd_val != 0){
Value* X_rd_val = res1_val;
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
}
Value* res2_val = this->gen_choose(
this->builder->CreateICmp(
ICmpInst::ICMP_ULT,
this->gen_ext(
res1_val,
32, false),
this->gen_ext(
this->gen_reg_load(fld_rs2_val, 0),
32, false)),
this->gen_reg_load(fld_rs2_val, 0),
res1_val,
32);
Value* MEM_offs_val = res2_val;
this->gen_write_mem(
traits<ARCH>::MEM,
offs_val,
this->builder->CreateZExtOrTrunc(MEM_offs_val,this->get_type(32)));
2017-08-27 12:10:38 +02:00
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction C.ADDI4SPN
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_addi4spn(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.ADDI4SPN");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<2,3>(instr));
uint16_t fld_nzuimm_val = 0 | (bit_sub<5,1>(instr) << 3) | (bit_sub<6,1>(instr) << 2) | (bit_sub<7,4>(instr) << 6) | (bit_sub<11,2>(instr) << 4);
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.ADDI4SPN x%1$d, 0x%2$05x");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_nzuimm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
if(fld_nzuimm_val == 0){
2017-08-27 12:10:38 +02:00
this->gen_raise_trap(0, 2);
}
uint8_t rd_idx_val = (fld_rd_val + 8);
uint8_t x2_idx_val = 2;
Value* X_rd_idx_val = this->builder->CreateAdd(
this->gen_reg_load(x2_idx_val, 0),
this->gen_const(32U, fld_nzuimm_val));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_idx_val, get_reg_ptr(rd_idx_val), false);
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction C.LW
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_lw(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.LW");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rd_val = 0 | (bit_sub<2,3>(instr));
uint8_t fld_uimm_val = 0 | (bit_sub<5,1>(instr) << 6) | (bit_sub<6,1>(instr) << 2) | (bit_sub<10,3>(instr) << 3);
uint8_t fld_rs1_val = 0 | (bit_sub<7,3>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.LW x(8+%1$d), x(8+%2$d), 0x%3$05x");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs1_val % (uint64_t)fld_uimm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
2017-08-27 12:10:38 +02:00
uint8_t rs1_idx_val = (fld_rs1_val + 8);
Value* adr_val = this->builder->CreateAdd(
this->gen_reg_load(rs1_idx_val, 0),
this->gen_const(32U, fld_uimm_val));
2017-08-27 12:10:38 +02:00
uint8_t rd_idx_val = (fld_rd_val + 8);
Value* X_rd_idx_val = this->gen_read_mem(traits<ARCH>::MEM, adr_val, 32/8);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_idx_val, get_reg_ptr(rd_idx_val), false);
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction C.SW
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_sw(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.SW");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rs2_val = 0 | (bit_sub<2,3>(instr));
uint8_t fld_uimm_val = 0 | (bit_sub<5,1>(instr) << 6) | (bit_sub<6,1>(instr) << 2) | (bit_sub<10,3>(instr) << 3);
uint8_t fld_rs1_val = 0 | (bit_sub<7,3>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.SW x(8+%1$d), x(8+%2$d), 0x%3$05x");
ins_fmter % (uint64_t)fld_rs1_val % (uint64_t)fld_rs2_val % (uint64_t)fld_uimm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
2017-08-27 12:10:38 +02:00
uint8_t rs1_idx_val = (fld_rs1_val + 8);
Value* adr_val = this->builder->CreateAdd(
this->gen_reg_load(rs1_idx_val, 0),
this->gen_const(32U, fld_uimm_val));
2017-08-27 12:10:38 +02:00
uint8_t rs2_idx_val = (fld_rs2_val + 8);
Value* MEM_adr_val = this->gen_reg_load(rs2_idx_val, 0);
this->gen_write_mem(
traits<ARCH>::MEM,
adr_val,
this->builder->CreateZExtOrTrunc(MEM_adr_val,this->get_type(32)));
2017-08-27 12:10:38 +02:00
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction C.NOP
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_nop(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.NOP");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
2017-08-27 12:10:38 +02:00
;
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.NOP ");
ins_fmter ;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
2017-08-27 12:10:38 +02:00
/* TODO: describe operations for C.NOP ! */
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction C.ADDI
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_addi(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.ADDI");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
int8_t fld_nzimm_val = 0 | (bit_sub<2,5>(instr)) | (signed_bit_sub<12,1>(instr) << 5);
uint8_t fld_rs1_val = 0 | (bit_sub<7,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.ADDI x%1$d, 0x%2$05x");
ins_fmter % (uint64_t)fld_rs1_val % (int64_t)fld_nzimm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
if(fld_nzimm_val == 0){
2017-08-27 12:10:38 +02:00
this->gen_raise_trap(0, 2);
}
Value* X_rs1_val = this->builder->CreateAdd(
this->gen_reg_load(fld_rs1_val, 0),
this->gen_const(32U, fld_nzimm_val));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rs1_val, get_reg_ptr(fld_rs1_val), false);
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction C.JAL
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_jal(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.JAL");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
int16_t fld_imm_val = 0 | (bit_sub<2,1>(instr) << 5) | (bit_sub<3,3>(instr) << 1) | (bit_sub<6,1>(instr) << 7) | (bit_sub<7,1>(instr) << 6) | (bit_sub<8,1>(instr) << 10) | (bit_sub<9,2>(instr) << 8) | (bit_sub<11,1>(instr) << 4) | (signed_bit_sub<12,1>(instr) << 11);
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.JAL 0x%1$05x");
ins_fmter % (int64_t)fld_imm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
2017-08-27 12:10:38 +02:00
uint8_t rd_val = 1;
Value* X_rd_val = this->builder->CreateAdd(
this->gen_reg_load(traits<ARCH>::PC, 0),
this->gen_const(32U, 2));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(rd_val), false);
Value* PC_val = this->builder->CreateAdd(
this->gen_reg_load(traits<ARCH>::PC, 0),
this->gen_const(32U, fld_imm_val));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(PC_val, get_reg_ptr(traits<ARCH>::NEXT_PC), false);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
this->gen_trap_check(this->leave_blk);
return std::make_tuple(iss::vm::BRANCH, nullptr);
}
2017-08-27 12:10:38 +02:00
// instruction C.LI
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_li(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.LI");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
int8_t fld_imm_val = 0 | (bit_sub<2,5>(instr)) | (signed_bit_sub<12,1>(instr) << 5);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.LI x%1$d, 0x%2$05x");
ins_fmter % (uint64_t)fld_rd_val % (int64_t)fld_imm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
if(fld_rd_val == 0){
2017-08-27 12:10:38 +02:00
this->gen_raise_trap(0, 2);
}
Value* X_rd_val = this->gen_const(32U, fld_imm_val);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction C.LUI
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_lui(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.LUI");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
int32_t fld_nzimm_val = 0 | (bit_sub<2,5>(instr) << 12) | (signed_bit_sub<12,1>(instr) << 17);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.LUI x%1$d, 0x%2$05x");
ins_fmter % (uint64_t)fld_rd_val % (int64_t)fld_nzimm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
if(fld_rd_val == 0){
2017-08-27 12:10:38 +02:00
this->gen_raise_trap(0, 2);
}
if(fld_rd_val == 2){
2017-08-27 12:10:38 +02:00
this->gen_raise_trap(0, 2);
}
if(fld_nzimm_val == 0){
2017-08-27 12:10:38 +02:00
this->gen_raise_trap(0, 2);
}
Value* X_rd_val = this->gen_const(32U, fld_nzimm_val);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction C.ADDI16SP
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_addi16sp(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.ADDI16SP");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
int16_t fld_nzimm_val = 0 | (bit_sub<2,1>(instr) << 5) | (bit_sub<3,2>(instr) << 7) | (bit_sub<5,1>(instr) << 6) | (bit_sub<6,1>(instr) << 4) | (signed_bit_sub<12,1>(instr) << 9);
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.ADDI16SP 0x%1$05x");
ins_fmter % (int64_t)fld_nzimm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
2017-08-27 12:10:38 +02:00
uint8_t x2_idx_val = 2;
Value* X_x2_idx_val = this->builder->CreateAdd(
this->gen_ext(
this->gen_reg_load(x2_idx_val, 0),
32, true),
this->gen_const(32U, fld_nzimm_val));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_x2_idx_val, get_reg_ptr(x2_idx_val), false);
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction C.SRLI
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_srli(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.SRLI");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_shamt_val = 0 | (bit_sub<2,5>(instr)) | (bit_sub<12,1>(instr) << 5);
uint8_t fld_rs1_val = 0 | (bit_sub<7,3>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.SRLI x(8+%1$d), %2$d");
ins_fmter % (uint64_t)fld_rs1_val % (uint64_t)fld_shamt_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
if(fld_shamt_val > 31){
2017-08-27 12:10:38 +02:00
this->gen_raise_trap(0, 2);
}
uint8_t rs1_idx_val = (fld_rs1_val + 8);
Value* X_rs1_idx_val = this->builder->CreateLShr(
this->gen_reg_load(rs1_idx_val, 0),
this->gen_const(32U, fld_shamt_val));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rs1_idx_val, get_reg_ptr(rs1_idx_val), false);
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction C.SRAI
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_srai(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.SRAI");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_shamt_val = 0 | (bit_sub<2,5>(instr)) | (bit_sub<12,1>(instr) << 5);
uint8_t fld_rs1_val = 0 | (bit_sub<7,3>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.SRAI x(8+%1$d), %2$d");
ins_fmter % (uint64_t)fld_rs1_val % (uint64_t)fld_shamt_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
if(fld_shamt_val > 31){
2017-08-27 12:10:38 +02:00
this->gen_raise_trap(0, 2);
}
uint8_t rs1_idx_val = (fld_rs1_val + 8);
Value* X_rs1_idx_val = this->builder->CreateAShr(
this->gen_reg_load(rs1_idx_val, 0),
this->gen_const(32U, fld_shamt_val));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rs1_idx_val, get_reg_ptr(rs1_idx_val), false);
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction C.ANDI
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_andi(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.ANDI");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
int8_t fld_imm_val = 0 | (bit_sub<2,5>(instr)) | (signed_bit_sub<12,1>(instr) << 5);
uint8_t fld_rs1_val = 0 | (bit_sub<7,3>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.ANDI x(8+%1$d), 0x%2$05x");
ins_fmter % (uint64_t)fld_rs1_val % (int64_t)fld_imm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
2017-08-27 12:10:38 +02:00
uint8_t rs1_idx_val = (fld_rs1_val + 8);
Value* X_rs1_idx_val = this->builder->CreateAnd(
this->gen_reg_load(rs1_idx_val, 0),
this->gen_const(32U, fld_imm_val));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rs1_idx_val, get_reg_ptr(rs1_idx_val), false);
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction C.SUB
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_sub(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.SUB");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rs2_val = 0 | (bit_sub<2,3>(instr));
uint8_t fld_rd_val = 0 | (bit_sub<7,3>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.SUB x(8+%1$d), x(8+%2$d)");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
2017-08-27 12:10:38 +02:00
uint8_t rd_idx_val = (fld_rd_val + 8);
uint8_t rs2_idx_val = (fld_rs2_val + 8);
Value* X_rd_idx_val = this->builder->CreateSub(
this->gen_reg_load(rd_idx_val, 0),
this->gen_reg_load(rs2_idx_val, 0));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_idx_val, get_reg_ptr(rd_idx_val), false);
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction C.XOR
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_xor(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.XOR");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rs2_val = 0 | (bit_sub<2,3>(instr));
uint8_t fld_rd_val = 0 | (bit_sub<7,3>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.XOR x(8+%1$d), x(8+%2$d)");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
2017-08-27 12:10:38 +02:00
uint8_t rd_idx_val = (fld_rd_val + 8);
uint8_t rs2_idx_val = (fld_rs2_val + 8);
Value* X_rd_idx_val = this->builder->CreateXor(
this->gen_reg_load(rd_idx_val, 0),
this->gen_reg_load(rs2_idx_val, 0));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_idx_val, get_reg_ptr(rd_idx_val), false);
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction C.OR
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_or(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.OR");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rs2_val = 0 | (bit_sub<2,3>(instr));
uint8_t fld_rd_val = 0 | (bit_sub<7,3>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.OR x(8+%1$d), x(8+%2$d)");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
2017-08-27 12:10:38 +02:00
uint8_t rd_idx_val = (fld_rd_val + 8);
uint8_t rs2_idx_val = (fld_rs2_val + 8);
Value* X_rd_idx_val = this->builder->CreateOr(
this->gen_reg_load(rd_idx_val, 0),
this->gen_reg_load(rs2_idx_val, 0));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_idx_val, get_reg_ptr(rd_idx_val), false);
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction C.AND
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_and(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.AND");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rs2_val = 0 | (bit_sub<2,3>(instr));
uint8_t fld_rd_val = 0 | (bit_sub<7,3>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.AND x(8+%1$d), x(8+%2$d)");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
2017-08-27 12:10:38 +02:00
uint8_t rd_idx_val = (fld_rd_val + 8);
uint8_t rs2_idx_val = (fld_rs2_val + 8);
Value* X_rd_idx_val = this->builder->CreateAnd(
this->gen_reg_load(rd_idx_val, 0),
this->gen_reg_load(rs2_idx_val, 0));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_idx_val, get_reg_ptr(rd_idx_val), false);
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction C.J
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_j(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.J");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
int16_t fld_imm_val = 0 | (bit_sub<2,1>(instr) << 5) | (bit_sub<3,3>(instr) << 1) | (bit_sub<6,1>(instr) << 7) | (bit_sub<7,1>(instr) << 6) | (bit_sub<8,1>(instr) << 10) | (bit_sub<9,2>(instr) << 8) | (bit_sub<11,1>(instr) << 4) | (signed_bit_sub<12,1>(instr) << 11);
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.J 0x%1$05x");
ins_fmter % (int64_t)fld_imm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
Value* PC_val = this->builder->CreateAdd(
this->gen_reg_load(traits<ARCH>::PC, 0),
this->gen_const(32U, fld_imm_val));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(PC_val, get_reg_ptr(traits<ARCH>::NEXT_PC), false);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
this->gen_trap_check(this->leave_blk);
return std::make_tuple(iss::vm::BRANCH, nullptr);
}
2017-08-27 12:10:38 +02:00
// instruction C.BEQZ
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_beqz(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.BEQZ");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
int16_t fld_imm_val = 0 | (bit_sub<2,1>(instr) << 5) | (bit_sub<3,2>(instr) << 1) | (bit_sub<5,2>(instr) << 6) | (bit_sub<10,2>(instr) << 3) | (signed_bit_sub<12,1>(instr) << 8);
uint8_t fld_rs1d_val = 0 | (bit_sub<7,3>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.BEQZ x(8+%1$d), 0x%2$05x");
ins_fmter % (uint64_t)fld_rs1d_val % (int64_t)fld_imm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
2017-08-27 12:10:38 +02:00
uint8_t rs1_val = (fld_rs1d_val + 8);
Value* PC_val = this->gen_choose(
this->builder->CreateICmp(
ICmpInst::ICMP_EQ,
this->gen_reg_load(rs1_val, 0),
this->gen_const(32U, 0)),
this->builder->CreateAdd(
this->gen_reg_load(traits<ARCH>::PC, 0),
this->gen_const(32U, fld_imm_val)),
this->builder->CreateAdd(
this->gen_reg_load(traits<ARCH>::PC, 0),
this->gen_const(32U, 2)),
32);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(PC_val, get_reg_ptr(traits<ARCH>::NEXT_PC), false);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
this->gen_trap_check(this->leave_blk);
return std::make_tuple(iss::vm::BRANCH, nullptr);
}
2017-08-27 12:10:38 +02:00
// instruction C.BNEZ
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_bnez(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.BNEZ");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint16_t fld_imm_val = 0 | (bit_sub<2,1>(instr) << 5) | (bit_sub<3,2>(instr) << 1) | (bit_sub<5,2>(instr) << 6) | (bit_sub<10,2>(instr) << 3) | (bit_sub<12,1>(instr) << 8);
uint8_t fld_rs1d_val = 0 | (bit_sub<7,3>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.BNEZ x(8+%1$d),, 0x%2$05x");
ins_fmter % (uint64_t)fld_rs1d_val % (uint64_t)fld_imm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
2017-08-27 12:10:38 +02:00
uint8_t rs1_val = (fld_rs1d_val + 8);
Value* PC_val = this->gen_choose(
this->builder->CreateICmp(
ICmpInst::ICMP_NE,
this->gen_reg_load(rs1_val, 0),
this->gen_const(32U, 0)),
this->builder->CreateAdd(
this->gen_reg_load(traits<ARCH>::PC, 0),
this->gen_const(32U, fld_imm_val)),
this->builder->CreateAdd(
this->gen_reg_load(traits<ARCH>::PC, 0),
this->gen_const(32U, 2)),
32);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(PC_val, get_reg_ptr(traits<ARCH>::NEXT_PC), false);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
this->gen_trap_check(this->leave_blk);
return std::make_tuple(iss::vm::BRANCH, nullptr);
}
2017-08-27 12:10:38 +02:00
// instruction C.SLLI
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_slli(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.SLLI");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_shamt_val = 0 | (bit_sub<2,5>(instr)) | (bit_sub<12,1>(instr) << 5);
uint8_t fld_rs1_val = 0 | (bit_sub<7,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.SLLI x%1$d, %2$d");
ins_fmter % (uint64_t)fld_rs1_val % (uint64_t)fld_shamt_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
if(fld_rs1_val == 0){
2017-08-27 12:10:38 +02:00
this->gen_raise_trap(0, 2);
}
if(fld_shamt_val > 31){
2017-08-27 12:10:38 +02:00
this->gen_raise_trap(0, 2);
}
Value* X_rs1_val = this->builder->CreateShl(
this->gen_reg_load(fld_rs1_val, 0),
this->gen_const(32U, fld_shamt_val));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rs1_val, get_reg_ptr(fld_rs1_val), false);
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction C.LQSP
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_lqsp(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.LQSP");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint16_t fld_uimm_val = 0 | (bit_sub<2,4>(instr) << 6) | (bit_sub<6,1>(instr) << 4) | (bit_sub<12,1>(instr) << 5);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr("C.LQSP"),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
2017-08-27 12:10:38 +02:00
/* TODO: describe operations for C.LQSP ! */
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction C.LWSP
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_lwsp(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.LWSP");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_uimm_val = 0 | (bit_sub<2,2>(instr) << 6) | (bit_sub<4,3>(instr) << 2) | (bit_sub<12,1>(instr) << 5);
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.LWSP x%1$d, sp, 0x%2$05x");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_uimm_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
2017-08-27 12:10:38 +02:00
uint8_t x2_idx_val = 2;
Value* offs_val = this->builder->CreateAdd(
this->gen_reg_load(x2_idx_val, 0),
this->gen_const(32U, fld_uimm_val));
Value* X_rd_val = this->gen_read_mem(traits<ARCH>::MEM, offs_val, 32/8);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction C.MV
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_mv(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.MV");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rs2_val = 0 | (bit_sub<2,5>(instr));
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.MV x%1$d, x%2$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
Value* X_rd_val = this->gen_reg_load(fld_rs2_val, 0);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction C.JR
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_jr(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.JR");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rs1_val = 0 | (bit_sub<7,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.JR x%1$d");
ins_fmter % (uint64_t)fld_rs1_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
Value* PC_val = this->gen_reg_load(fld_rs1_val, 0);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(PC_val, get_reg_ptr(traits<ARCH>::NEXT_PC), false);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
this->gen_trap_check(this->leave_blk);
return std::make_tuple(iss::vm::BRANCH, nullptr);
}
2017-08-27 12:10:38 +02:00
// instruction C.EBREAK
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_ebreak(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.EBREAK");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
2017-08-27 12:10:38 +02:00
;
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr("C.EBREAK"),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
2017-08-27 12:10:38 +02:00
this->gen_raise_trap(0, 3);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
this->gen_trap_check(this->leave_blk);
return std::make_tuple(iss::vm::BRANCH, nullptr);
}
2017-08-27 12:10:38 +02:00
// instruction C.ADD
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_add(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.ADD");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rs2_val = 0 | (bit_sub<2,5>(instr));
uint8_t fld_rd_val = 0 | (bit_sub<7,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.ADD x%1$d, x%2$d");
ins_fmter % (uint64_t)fld_rd_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
Value* X_rd_val = this->builder->CreateAdd(
this->gen_reg_load(fld_rd_val, 0),
this->gen_reg_load(fld_rs2_val, 0));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(fld_rd_val), false);
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
2017-08-27 12:10:38 +02:00
// instruction C.JALR
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_jalr(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.JALR");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rs1_val = 0 | (bit_sub<7,5>(instr));
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.JALR x%1$d");
ins_fmter % (uint64_t)fld_rs1_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
2017-08-27 12:10:38 +02:00
uint8_t rd_val = 1;
Value* X_rd_val = this->builder->CreateAdd(
this->gen_reg_load(traits<ARCH>::PC, 0),
this->gen_const(32U, 2));
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(X_rd_val, get_reg_ptr(rd_val), false);
Value* PC_val = this->gen_reg_load(fld_rs1_val, 0);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(PC_val, get_reg_ptr(traits<ARCH>::NEXT_PC), false);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
this->gen_trap_check(this->leave_blk);
return std::make_tuple(iss::vm::BRANCH, nullptr);
}
2017-08-27 12:10:38 +02:00
// instruction C.SWSP
std::tuple<vm::continuation_e, llvm::BasicBlock*> __c_swsp(virt_addr_t& pc, code_word_t instr, llvm::BasicBlock* bb){
2017-08-27 12:10:38 +02:00
bb->setName("C.SWSP");
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::PRE_SYNC);
uint8_t fld_rs2_val = 0 | (bit_sub<2,5>(instr));
uint8_t fld_uimm_val = 0 | (bit_sub<7,2>(instr) << 6) | (bit_sub<9,4>(instr) << 2);
if(this->disass_enabled){
2017-08-27 12:10:38 +02:00
/* generate console output when executing the command */
boost::format ins_fmter("C.SWSP x2+0x%1$05x, x%2$d");
ins_fmter % (uint64_t)fld_uimm_val % (uint64_t)fld_rs2_val;
std::vector<llvm::Value*> args {
this->core_ptr,
this->gen_const(64, pc.val),
this->builder->CreateGlobalStringPtr(ins_fmter.str()),
};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("print_disass"), args);
}
pc=pc+2;
2017-08-27 12:10:38 +02:00
uint8_t x2_idx_val = 2;
Value* offs_val = this->builder->CreateAdd(
this->gen_reg_load(x2_idx_val, 0),
this->gen_const(32U, fld_uimm_val));
Value* MEM_offs_val = this->gen_reg_load(fld_rs2_val, 0);
this->gen_write_mem(
traits<ARCH>::MEM,
offs_val,
this->builder->CreateZExtOrTrunc(MEM_offs_val,this->get_type(32)));
2017-08-27 12:10:38 +02:00
this->gen_set_pc(pc, traits<ARCH>::NEXT_PC);
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
bb = llvm::BasicBlock::Create(this->mod->getContext(), "entry", this->func, this->leave_blk); /* create next BasicBlock in chain */
2017-08-27 12:10:38 +02:00
this->gen_trap_check(bb);
return std::make_tuple(vm::CONT, bb);
}
/* end generated code */
2017-08-27 12:10:38 +02:00
/****************************************************************************
* end opcode definitions
****************************************************************************/
2017-09-22 11:23:23 +02:00
std::tuple<vm::continuation_e, llvm::BasicBlock *> illegal_intruction(virt_addr_t &pc, code_word_t instr,
llvm::BasicBlock *bb) {
// this->gen_sync(iss::PRE_SYNC);
this->builder->CreateStore(this->builder->CreateLoad(get_reg_ptr(traits<ARCH>::NEXT_PC), true),
get_reg_ptr(traits<ARCH>::PC), true);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(
2017-09-22 11:23:23 +02:00
this->builder->CreateAdd(this->builder->CreateLoad(get_reg_ptr(traits<ARCH>::ICOUNT), true),
this->gen_const(64U, 1)),
2017-08-27 12:10:38 +02:00
get_reg_ptr(traits<ARCH>::ICOUNT), true);
2017-09-22 11:23:23 +02:00
if (this->debugging_enabled()) this->gen_sync(iss::PRE_SYNC);
pc = pc + ((instr & 3) == 3 ? 4 : 2);
this->gen_raise_trap(0, 2); // illegal instruction trap
2017-08-27 12:10:38 +02:00
this->gen_sync(iss::POST_SYNC); /* call post-sync if needed */
this->gen_trap_check(this->leave_blk);
return std::make_tuple(iss::vm::BRANCH, nullptr);
}
};
2017-09-22 11:23:23 +02:00
template <typename CODE_WORD> void debug_fn(CODE_WORD insn) {
volatile CODE_WORD x = insn;
insn = 2 * x;
2017-08-27 12:10:38 +02:00
}
2017-09-22 11:23:23 +02:00
template <typename ARCH> vm_impl<ARCH>::vm_impl() { this(new ARCH()); }
2017-08-27 12:10:38 +02:00
template <typename ARCH>
vm_impl<ARCH>::vm_impl(ARCH &core, bool dump)
: vm::vm_base<ARCH>(core, dump) {
2017-08-27 12:10:38 +02:00
qlut[0] = lut_00.data();
qlut[1] = lut_01.data();
qlut[2] = lut_10.data();
qlut[3] = lut_11.data();
2017-09-22 11:23:23 +02:00
for (auto instr : instr_descr) {
auto quantrant = instr.value & 0x3;
expand_bit_mask(29, lutmasks[quantrant], instr.value >> 2, instr.mask >> 2, 0, qlut[quantrant], instr.op);
2017-08-27 12:10:38 +02:00
}
2017-09-22 11:23:23 +02:00
this->sync_exec = static_cast<sync_type>(this->sync_exec | core.needed_sync());
2017-08-27 12:10:38 +02:00
}
2017-09-22 11:23:23 +02:00
template <typename ARCH>
std::tuple<vm::continuation_e, llvm::BasicBlock *>
vm_impl<ARCH>::gen_single_inst_behavior(virt_addr_t &pc, unsigned int &inst_cnt, llvm::BasicBlock *this_block) {
2017-08-27 12:10:38 +02:00
// we fetch at max 4 byte, alignment is 2
code_word_t insn = 0;
iss::addr_t paddr;
const typename traits<ARCH>::addr_t upper_bits = ~traits<ARCH>::PGMASK;
try {
2017-09-22 11:23:23 +02:00
uint8_t *const data = (uint8_t *)&insn;
paddr = this->core.v2p(pc);
if ((pc.val & upper_bits) != ((pc.val + 2) & upper_bits)) { // we may cross a page boundary
2017-08-27 12:10:38 +02:00
auto res = this->core.read(paddr, 2, data);
2017-09-22 11:23:23 +02:00
if (res != iss::Ok) throw trap_access(1, pc.val);
if ((insn & 0x3) == 0x3) { // this is a 32bit instruction
res = this->core.read(this->core.v2p(pc + 2), 2, data + 2);
2017-08-27 12:10:38 +02:00
}
2017-09-22 11:23:23 +02:00
} else {
2017-08-27 12:10:38 +02:00
auto res = this->core.read(paddr, 4, data);
2017-09-22 11:23:23 +02:00
if (res != iss::Ok) throw trap_access(1, pc.val);
2017-08-27 12:10:38 +02:00
}
2017-09-22 11:23:23 +02:00
} catch (trap_access &ta) {
2017-08-27 12:10:38 +02:00
throw trap_access(ta.id, pc.val);
}
2017-09-22 11:23:23 +02:00
if (insn == 0x0000006f) throw simulation_stopped(0);
2017-08-27 12:10:38 +02:00
// curr pc on stack
typename vm_impl<ARCH>::processing_pc_entry addr(*this, pc, paddr);
++inst_cnt;
auto lut_val = extract_fields(insn);
2017-09-22 11:23:23 +02:00
auto f = qlut[insn & 0x3][lut_val];
if (f == nullptr) {
f = &this_class::illegal_intruction;
2017-08-27 12:10:38 +02:00
}
return (this->*f)(pc, insn, this_block);
}
2017-09-22 11:23:23 +02:00
template <typename ARCH> void vm_impl<ARCH>::gen_leave_behavior(llvm::BasicBlock *leave_blk) {
2017-08-27 12:10:38 +02:00
this->builder->SetInsertPoint(leave_blk);
this->builder->CreateRet(this->builder->CreateLoad(get_reg_ptr(arch::traits<ARCH>::NEXT_PC), false));
}
2017-09-22 11:23:23 +02:00
template <typename ARCH> void vm_impl<ARCH>::gen_raise_trap(uint16_t trap_id, uint16_t cause) {
auto *TRAP_val = this->gen_const(32, 0x80 << 24 | (cause << 16) | trap_id);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(TRAP_val, get_reg_ptr(traits<ARCH>::TRAP_STATE), true);
}
2017-09-22 11:23:23 +02:00
template <typename ARCH> void vm_impl<ARCH>::gen_leave_trap(unsigned lvl) {
std::vector<llvm::Value *> args{
this->core_ptr, llvm::ConstantInt::get(getContext(), llvm::APInt(64, lvl)),
2017-08-27 12:10:38 +02:00
};
this->builder->CreateCall(this->mod->getFunction("leave_trap"), args);
2017-09-22 11:23:23 +02:00
auto *PC_val = this->gen_read_mem(traits<ARCH>::CSR, (lvl << 8) + 0x41, traits<ARCH>::XLEN / 8);
2017-08-27 12:10:38 +02:00
this->builder->CreateStore(PC_val, get_reg_ptr(traits<ARCH>::NEXT_PC), false);
}
2017-09-22 11:23:23 +02:00
template <typename ARCH> void vm_impl<ARCH>::gen_wait(unsigned type) {
std::vector<llvm::Value *> args{
this->core_ptr, llvm::ConstantInt::get(getContext(), llvm::APInt(64, type)),
2017-08-27 12:10:38 +02:00
};
this->builder->CreateCall(this->mod->getFunction("wait"), args);
}
2017-09-22 11:23:23 +02:00
template <typename ARCH> void vm_impl<ARCH>::gen_trap_behavior(llvm::BasicBlock *trap_blk) {
2017-08-27 12:10:38 +02:00
this->builder->SetInsertPoint(trap_blk);
2017-09-22 11:23:23 +02:00
auto *trap_state_val = this->builder->CreateLoad(get_reg_ptr(traits<ARCH>::TRAP_STATE), true);
std::vector<llvm::Value *> args{this->core_ptr, this->adj_to64(trap_state_val),
this->adj_to64(this->builder->CreateLoad(get_reg_ptr(traits<ARCH>::PC), false))};
2017-08-27 12:10:38 +02:00
this->builder->CreateCall(this->mod->getFunction("enter_trap"), args);
2017-09-22 11:23:23 +02:00
auto *trap_addr_val = this->builder->CreateLoad(get_reg_ptr(traits<ARCH>::NEXT_PC), false);
2017-08-27 12:10:38 +02:00
this->builder->CreateRet(trap_addr_val);
}
2017-09-22 11:23:23 +02:00
template <typename ARCH> inline void vm_impl<ARCH>::gen_trap_check(llvm::BasicBlock *bb) {
auto *v = this->builder->CreateLoad(get_reg_ptr(arch::traits<ARCH>::TRAP_STATE), true);
this->gen_cond_branch(this->builder->CreateICmp(
ICmpInst::ICMP_EQ, v,
llvm::ConstantInt::get(getContext(), llvm::APInt(v->getType()->getIntegerBitWidth(), 0))),
bb, this->trap_blk, 1);
2017-08-27 12:10:38 +02:00
}
} // namespace rv32imac
2017-08-27 12:10:38 +02:00
template <>
std::unique_ptr<vm_if> create<arch::rv32imac>(arch::rv32imac *core, unsigned short port, bool dump) {
std::unique_ptr<rv32imac::vm_impl<arch::rv32imac>> ret =
std::make_unique<rv32imac::vm_impl<arch::rv32imac>>(*core, dump);
2017-10-04 10:31:11 +02:00
if (port != 0) debugger::server<debugger::gdb_session>::run_server(ret.get(), port);
return ret;
2017-09-22 11:23:23 +02:00
}
2017-08-27 12:10:38 +02:00
} // namespace iss