HIFIVE1-VP/platform/gen_input/plic.rdl

27 lines
589 B
Plaintext
Raw Normal View History

regfile plic_regs {
reg {
name="priority";
desc="interrupt source priority";
2017-10-04 10:31:11 +02:00
field {} priority[2:0];
} priority[256] @0x000;
reg {
name="pending";
desc="pending irq";
2017-10-04 10:31:11 +02:00
field {} pending[31:0];
} pending[8] @0x1000;
reg {
name="enabled";
desc="enabled interrupts";
2017-10-04 10:31:11 +02:00
field {} enabled[31:0];
} enabled[8] @0x2000;
reg {
name="threshold";
desc="interrupt priority threshold";
2017-10-04 10:31:11 +02:00
field {} \threshold[2:0];
2017-09-21 20:29:23 +02:00
} \threshold @0x200000;
reg {
name="claim/complete";
desc="interrupt handling completed";
2017-10-04 10:31:11 +02:00
field {} interrupt_claimed[31:0];
2017-09-21 20:29:23 +02:00
} claim_complete @0x200004;
};