mirror of
https://github.com/riscv-software-src/opensbi.git
synced 2025-08-24 15:31:22 +01:00

In the past, we used fdt_reset_thead to help customers with prototype verification. However, with the emergence of the Big-little SoC system, it can no longer meet the demand. Therefore, we use zero_stage_boot instead of fdt_reset_thead. It cleans up the opensbi code and ends the disputation of reset_sample's dts. This patch removes the fdt_reset_thead component and updates the related doc. Signed-off-by: Guo Ren <guoren@linux.alibaba.com> Signed-off-by: Guo Ren <guoren@kernel.org> Reviewed-by: Anup Patel <anup@brainfault.org>
776 B
776 B
T-HEAD C9xx Series Processors
The C9xx series processors are high-performance RISC-V architecture multi-core processors with AI vector acceleration engine.
For more details, refer T-HEAD.CN
To build the platform-specific library and firmware images, provide the
PLATFORM=generic parameter to the top level make
command.
Platform Options
The T-HEAD C9xx does not have any platform-specific compile options because it uses generic platform.
CROSS_COMPILE=riscv64-linux-gnu- PLATFORM=generic make
Here is the simplest boot flow for a fpga prototype:
(Jtag gdbinit) -> (zsb) -> (opensbi) -> (linux)
For more details, refer: zero stage boot