Mirrors/opensbi
3
0
Fork 1
mirror of https://github.com/riscv-software-src/opensbi.git synced 2026-07-27 00:11:30 +01:00
Code Issues Packages Projects Releases Wiki Activity
1,407 Commits 4 Branches 22 Tags
e21901d3175c7f96961b576ee06a1185ed051ec3
Commit Graph
2 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Nylon ChenandAnup Patel 30ea8069f4 lib: sbi_hart: Enable hcontext and scontext 
According to the description in "riscv-state-enable[0]", to access
h/scontext in S-Mode, we need to enable the 57th bit.

If it is not enabled, an "illegal instruction" error will occur.

Link: https://github.com/riscv/riscv-state-enable/blob/a28bfae443f350d5b4c42874f428367d5b322ffe/content.adoc [0]

Signed-off-by: Nylon Chen <nylon.chen@sifive.com>
Reviewed-by: Zong Li <zong.li@sifive.com>
Reviewed-by: Anup Patel <anup@brainfault.org>
 2023-02-27 11:22:11 +05:30
Nylon.ChenandAnup Patel 7105c189f6 docs/firmware: Update FW_JUMP documentation 
Add a tip for OpenSBI's FW_JUMP which helps
users avoid overwriting the kernel.

Signed-off-by: Nylon Chen <nylon.chen@sifive.com>
Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
Reviewed-by: Anup Patel <anup@brainfault.org>
 2022-10-13 09:25:15 +05:30