Mirrors/opensbi
3
0
Fork 1
mirror of https://github.com/riscv-software-src/opensbi.git synced 2026-07-27 00:11:30 +01:00
Code Issues Packages Projects Releases Wiki Activity
852 Commits 4 Branches 22 Tags
2942777425516f7b31181fbaecc5485263dfcb01
Commit Graph
2 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Charles PaponandAnup Patel 79f9b4220f lib: sbi: Fix GET_F64_REG inline assembly 
Current, GET_F64_REG() macro does not generate correct inline
assembly for the RV32 systems. This patch provides separate
definitions of GET_F64_REG() macro for RV32 and RV64 systems.

Signed-off-by: Charles Papon <charles.papon.90@gmail.com>
Signed-off-by: Anup Patel <anup.patel@wdc.com>
 2021-06-12 09:53:33 +05:30
Charles PaponandAnup Patel 5bdf022d07 firmware: fw_base: Remove CSR_MTVEC update check 
Remove unnecessary CSR_MTVEC read to reduce the openSBI CSR requirement.

Mux are costly in FPGA. Allowing CSR_MTVEC to be write only is usefull
for the FMax/Area of FPGA softcore.

https://github.com/SpinalHDL/opensbi.git branch mtvec

Signed-off-by: Charles Papon <charles.papon.90@gmail.com>
Reviewed-by: Atish Patra <atish.patra@wdc.com>
Reviewed-by: Anup Patel <anup.patel@wdc.com>
 2020-05-01 09:28:38 +05:30