forked from Mirrors/opensbi
ef9f02e7fb
Since we can get the PLMT base address and timer frequency from
device tree, move plmt timer device to fdt timer framework.
dts example (Quad-core AX45MP):
cpus {
...
timebase-frequency = <0x3938700>;
...
}
soc {
...
plmt0@e6000000 {
compatible = "andestech,plmt0";
reg = <0x00 0xe6000000 0x00 0x100000>;
interrupts-extended = <&cpu0_intc 0x07
&cpu1_intc 0x07
&cpu2_intc 0x07
&cpu3_intc 0x07>;
};
...
}
Signed-off-by: Yu Chien Peter Lin <peterlin@andestech.com>
Reviewed-by: Anup Patel <anup@brainfault.org>
30 lines
518 B
Plaintext
30 lines
518 B
Plaintext
# SPDX-License-Identifier: BSD-2-Clause
|
|
|
|
config PLATFORM_ANDES_AE350
|
|
bool
|
|
select FDT
|
|
select IRQCHIP_PLIC
|
|
select FDT_SERIAL
|
|
select FDT_SERIAL_UART8250
|
|
select FDT_TIMER
|
|
select FDT_TIMER_PLMT
|
|
default y
|
|
|
|
if PLATFORM_ANDES_AE350
|
|
|
|
config PLATFORM_ANDES_AE350_NAME
|
|
string "Platform default name"
|
|
default "Andes AE350"
|
|
|
|
config PLATFORM_ANDES_AE350_MAJOR_VER
|
|
int "Platform major version"
|
|
range 0 65535
|
|
default 0
|
|
|
|
config PLATFORM_ANDES_AE350_MINOR_VER
|
|
int "Platform minor version"
|
|
range 0 65535
|
|
default 1
|
|
|
|
endif
|