Mayuresh Chitale
8e90259da8
lib: sbi_hart: clear mip csr during hart init
...
If mip.SEIP bit is not cleared then on HiFive Unmatched board it causes
spurious external interrupts. This breaks the boot up of HiFive Unmatched
board. Hence it is required to bring the mip CSR to a known state during
hart init and avoid spurious interrupts.
Fixes: d9e7368 ("firmware: Not to clear all the MIP")
Signed-off-by: Mayuresh Chitale <mchitale@ventanamicro.com >
Reviewed-by: Anup Patel <anup@brainfault.org >
2023-04-06 18:52:03 +05:30
..
2023-02-27 19:43:52 +05:30
2023-02-27 19:43:52 +05:30
2022-05-07 10:02:28 +05:30
2021-04-09 18:51:02 +05:30
2019-06-19 09:48:51 +05:30
2021-05-14 17:05:20 +05:30
2020-03-11 15:29:45 +05:30
2022-02-04 11:04:19 +05:30
2023-02-10 10:30:18 +05:30
2023-04-06 16:14:35 +05:30
2021-01-07 09:53:14 +05:30
2023-02-10 09:55:18 +05:30
2022-10-23 11:00:30 +05:30
2023-02-27 19:38:55 +05:30
2022-11-15 16:44:03 +05:30
2021-03-03 10:17:45 +05:30
2023-03-10 14:00:07 +05:30
2022-11-15 16:44:03 +05:30
2022-11-15 16:44:03 +05:30
2023-02-27 19:43:52 +05:30
2022-11-15 16:44:03 +05:30
2023-02-27 11:26:37 +05:30
2023-02-27 11:46:08 +05:30
2023-01-06 17:26:35 +05:30
2022-10-23 10:19:28 +05:30
2023-01-06 17:26:35 +05:30
2023-04-06 18:52:03 +05:30
2021-11-02 16:02:08 +05:30
2023-04-06 18:48:19 +05:30
2022-08-22 08:57:23 +05:30
2023-04-06 18:48:15 +05:30
2023-03-10 14:13:40 +05:30
2022-02-28 09:43:12 +05:30
2020-05-10 09:59:24 +05:30
2022-09-13 16:43:07 +05:30
2021-09-03 12:16:01 +05:30
2023-03-10 14:00:33 +05:30
2023-04-06 16:00:45 +05:30
2022-09-13 17:17:10 +05:30
2023-02-27 19:50:51 +05:30
2022-07-08 14:51:24 +05:30
2021-11-02 16:02:08 +05:30
2023-01-06 17:26:35 +05:30
2022-06-21 08:31:56 +05:30