forked from Mirrors/opensbi

This commit provides basic support for the Renesas RZ/Five (R9A07G043F) SoC. The RZ/Five microprocessor includes a single RISC-V CPU Core (Andes AX45MP) 1.0 GHz, 16-bit DDR3L/DDR4 interface. Supported interfaces include: - Gigabit Ethernet 2ch - CAN interface (CAN-FD) 2ch - USB 2.0 interface 2ch - SD interface 2ch - AD converter 2ch Useful links: ------------- Links: https://www.renesas.com/us/en/products/microcontrollers-microprocessors/rz-mpus/rzfive-risc-v-general-purpose-microprocessors-risc-v-cpu-core-andes-ax45mp-single-10-ghz-2ch-gigabit-ethernet Links: http://www.andestech.com/en/products-solutions/andescore-processors/riscv-ax45mp/ Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Reviewed-by: Anup Patel <anup@brainfault.org>
49 lines
835 B
Plaintext
49 lines
835 B
Plaintext
# SPDX-License-Identifier: BSD-2-Clause
|
|
|
|
config PLATFORM_GENERIC
|
|
bool
|
|
select FDT
|
|
select FDT_DOMAIN
|
|
select FDT_PMU
|
|
default y
|
|
|
|
if PLATFORM_GENERIC
|
|
|
|
config PLATFORM_GENERIC_NAME
|
|
string "Platform default name"
|
|
default "Generic"
|
|
|
|
config PLATFORM_GENERIC_MAJOR_VER
|
|
int "Platform major version"
|
|
range 0 65535
|
|
default 0
|
|
|
|
config PLATFORM_GENERIC_MINOR_VER
|
|
int "Platform minor version"
|
|
range 0 65535
|
|
default 1
|
|
|
|
config PLATFORM_ALLWINNER_D1
|
|
bool "Allwinner D1 support"
|
|
depends on FDT_IRQCHIP_PLIC
|
|
default n
|
|
|
|
config PLATFORM_ANDES_AE350
|
|
bool "Andes AE350 support"
|
|
default n
|
|
|
|
config PLATFORM_RENESAS_RZFIVE
|
|
bool "Renesas RZ/Five support"
|
|
default n
|
|
|
|
config PLATFORM_SIFIVE_FU540
|
|
bool "SiFive FU540 support"
|
|
default n
|
|
|
|
config PLATFORM_SIFIVE_FU740
|
|
bool "SiFive FU740 support"
|
|
depends on FDT_RESET && FDT_I2C
|
|
default n
|
|
|
|
endif
|