forked from Mirrors/opensbi
lib: utils/timer: Add Andes fdt timer support
Since we can get the PLMT base address and timer frequency from device tree, move plmt timer device to fdt timer framework. dts example (Quad-core AX45MP): cpus { ... timebase-frequency = <0x3938700>; ... } soc { ... plmt0@e6000000 { compatible = "andestech,plmt0"; reg = <0x00 0xe6000000 0x00 0x100000>; interrupts-extended = <&cpu0_intc 0x07 &cpu1_intc 0x07 &cpu2_intc 0x07 &cpu3_intc 0x07>; }; ... } Signed-off-by: Yu Chien Peter Lin <peterlin@andestech.com> Reviewed-by: Anup Patel <anup@brainfault.org>
This commit is contained in:

committed by
Anup Patel

parent
88f58a3694
commit
ef9f02e7fb
@@ -19,9 +19,9 @@
|
||||
#include <sbi_utils/fdt/fdt_fixup.h>
|
||||
#include <sbi_utils/irqchip/plic.h>
|
||||
#include <sbi_utils/serial/fdt_serial.h>
|
||||
#include <sbi_utils/timer/fdt_timer.h>
|
||||
#include "platform.h"
|
||||
#include "plicsw.h"
|
||||
#include "plmt.h"
|
||||
#include "cache.h"
|
||||
|
||||
static struct plic_data plic = {
|
||||
@@ -81,21 +81,6 @@ static int ae350_ipi_init(bool cold_boot)
|
||||
return plicsw_warm_ipi_init();
|
||||
}
|
||||
|
||||
/* Initialize platform timer for current HART. */
|
||||
static int ae350_timer_init(bool cold_boot)
|
||||
{
|
||||
int ret;
|
||||
|
||||
if (cold_boot) {
|
||||
ret = plmt_cold_timer_init(AE350_PLMT_ADDR,
|
||||
AE350_HART_COUNT);
|
||||
if (ret)
|
||||
return ret;
|
||||
}
|
||||
|
||||
return plmt_warm_timer_init();
|
||||
}
|
||||
|
||||
/* Vendor-Specific SBI handler */
|
||||
static int ae350_vendor_ext_provider(long extid, long funcid,
|
||||
const struct sbi_trap_regs *regs, unsigned long *out_value,
|
||||
@@ -150,7 +135,7 @@ const struct sbi_platform_operations platform_ops = {
|
||||
|
||||
.ipi_init = ae350_ipi_init,
|
||||
|
||||
.timer_init = ae350_timer_init,
|
||||
.timer_init = fdt_timer_init,
|
||||
|
||||
.vendor_ext_provider = ae350_vendor_ext_provider
|
||||
};
|
||||
|
Reference in New Issue
Block a user