Firmware/opensbi
8
0
Fork 0
forked from Mirrors/opensbi
Code Pull Requests Activity

docs: Remove hartindex_to_context_table from domain_support.md

Browse Source 
The hartindex_to_context_table field is no longer part of sbi_domain
so remove related documentation from domain_support.md.

Signed-off-by: Anup Patel <apatel@ventanamicro.com>
This commit is contained in:
Anup Patel
2024-09-23 14:32:23 +05:30
committed by Anup Patel
parent f609fd8584
commit ebbd276146
1 changed files with 0 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
docs/domain_support.md
View File

@@ -41,7 +41,6 @@ has following details:
* **name** - Name of this domain * **name** - Name of this domain
* **assigned_harts** - HARTs assigned to this domain * **assigned_harts** - HARTs assigned to this domain
* **possible_harts** - HARTs possible in this domain * **possible_harts** - HARTs possible in this domain
* **hartindex_to_context_table** - Contexts corresponding to possible HARTs
* **regions** - Array of memory regions terminated by a memory region * **regions** - Array of memory regions terminated by a memory region
with order zero with order zero
* **boot_hartid** - HART id of the HART booting this domain. The domain * **boot_hartid** - HART id of the HART booting this domain. The domain
@@ -81,7 +80,6 @@ following manner:
platform support platform support
* **possible_harts** - All valid HARTs of a RISC-V platform are possible * **possible_harts** - All valid HARTs of a RISC-V platform are possible
HARTs of the ROOT domain HARTs of the ROOT domain
* **hartindex_to_context_table** - Contexts corresponding to ROOT domain's possible HARTs
* **regions** - Two memory regions available to the ROOT domain: * **regions** - Two memory regions available to the ROOT domain:
**A)** A memory region to protect OpenSBI firmware from S-mode and U-mode **A)** A memory region to protect OpenSBI firmware from S-mode and U-mode
**B)** A memory region of **order=__riscv_xlen** allowing S-mode and **B)** A memory region of **order=__riscv_xlen** allowing S-mode and