forked from Mirrors/opensbi
lib: sbi: fwft: factorize menvcfg read/write
MENVCFG access will be used as well for double trap, landing pad and shadow stack fwft support. Factorize that in a common function. Signed-off-by: Clément Léger <cleger@rivosinc.com> Reviewed-by: Samuel Holland <samuel.holland@sifive.com>
This commit is contained in:

committed by
Anup Patel

parent
b0a7e4b853
commit
b2f77f5fa8
@@ -74,6 +74,40 @@ static bool fwft_is_defined_feature(enum sbi_fwft_feature_t feature)
|
||||
return false;
|
||||
}
|
||||
|
||||
static int fwft_menvcfg_set_bit(unsigned long value, unsigned long bit)
|
||||
{
|
||||
if (value == 1) {
|
||||
if (bit >= 32 && __riscv_xlen == 32)
|
||||
csr_set(CSR_MENVCFGH, _ULL(1) << (bit - 32));
|
||||
else
|
||||
csr_set(CSR_MENVCFG, _ULL(1) << bit);
|
||||
|
||||
} else if (value == 0) {
|
||||
if (bit >= 32 && __riscv_xlen == 32)
|
||||
csr_clear(CSR_MENVCFGH, _ULL(1) << (bit - 32));
|
||||
else
|
||||
csr_clear(CSR_MENVCFG, _ULL(1) << bit);
|
||||
} else {
|
||||
return SBI_EINVAL;
|
||||
}
|
||||
|
||||
return SBI_OK;
|
||||
}
|
||||
|
||||
static int fwft_menvcfg_read_bit(unsigned long *value, unsigned long bit)
|
||||
{
|
||||
unsigned long cfg;
|
||||
|
||||
if (bit >= 32 && __riscv_xlen == 32)
|
||||
cfg = csr_read(CSR_MENVCFGH) & (_ULL(1) << (bit - 32));
|
||||
else
|
||||
cfg = csr_read(CSR_MENVCFG) & (_ULL(1) << bit);
|
||||
|
||||
*value = cfg != 0;
|
||||
|
||||
return SBI_OK;
|
||||
}
|
||||
|
||||
static int fwft_misaligned_delegation_supported(struct fwft_config *conf)
|
||||
{
|
||||
if (!misa_extension('S'))
|
||||
@@ -114,36 +148,12 @@ static int fwft_adue_supported(struct fwft_config *conf)
|
||||
|
||||
static int fwft_set_adue(struct fwft_config *conf, unsigned long value)
|
||||
{
|
||||
if (value == 1)
|
||||
#if __riscv_xlen == 32
|
||||
csr_set(CSR_MENVCFGH, ENVCFG_ADUE >> 32);
|
||||
#else
|
||||
csr_set(CSR_MENVCFG, ENVCFG_ADUE);
|
||||
#endif
|
||||
else if (value == 0)
|
||||
#if __riscv_xlen == 32
|
||||
csr_clear(CSR_MENVCFGH, ENVCFG_ADUE >> 32);
|
||||
#else
|
||||
csr_clear(CSR_MENVCFG, ENVCFG_ADUE);
|
||||
#endif
|
||||
else
|
||||
return SBI_EINVAL;
|
||||
|
||||
return SBI_OK;
|
||||
return fwft_menvcfg_set_bit(value, ENVCFG_ADUE_SHIFT);
|
||||
}
|
||||
|
||||
static int fwft_get_adue(struct fwft_config *conf, unsigned long *value)
|
||||
{
|
||||
unsigned long cfg;
|
||||
|
||||
#if __riscv_xlen == 32
|
||||
cfg = csr_read(CSR_MENVCFGH) & (ENVCFG_ADUE >> 32);
|
||||
#else
|
||||
cfg = csr_read(CSR_MENVCFG) & ENVCFG_ADUE;
|
||||
#endif
|
||||
*value = cfg != 0;
|
||||
|
||||
return SBI_OK;
|
||||
return fwft_menvcfg_read_bit(value, ENVCFG_ADUE_SHIFT);
|
||||
}
|
||||
|
||||
static int fwft_lpad_supported(struct fwft_config *conf)
|
||||
@@ -157,24 +167,12 @@ static int fwft_lpad_supported(struct fwft_config *conf)
|
||||
|
||||
static int fwft_enable_lpad(struct fwft_config *conf, unsigned long value)
|
||||
{
|
||||
if (value == 1)
|
||||
csr_set(CSR_MENVCFG, ENVCFG_LPE);
|
||||
else if (value == 0)
|
||||
csr_clear(CSR_MENVCFG, ENVCFG_LPE);
|
||||
else
|
||||
return SBI_EINVAL;
|
||||
|
||||
return SBI_OK;
|
||||
return fwft_menvcfg_set_bit(value, ENVCFG_LPE_SHIFT);
|
||||
}
|
||||
|
||||
static int fwft_get_lpad(struct fwft_config *conf, unsigned long *value)
|
||||
{
|
||||
unsigned long cfg;
|
||||
|
||||
cfg = csr_read(CSR_MENVCFG) & ENVCFG_LPE;
|
||||
*value = cfg != 0;
|
||||
|
||||
return SBI_OK;
|
||||
return fwft_menvcfg_read_bit(value, ENVCFG_LPE_SHIFT);
|
||||
}
|
||||
|
||||
static int fwft_sstack_supported(struct fwft_config *conf)
|
||||
@@ -188,24 +186,12 @@ static int fwft_sstack_supported(struct fwft_config *conf)
|
||||
|
||||
static int fwft_enable_sstack(struct fwft_config *conf, unsigned long value)
|
||||
{
|
||||
if (value == 1)
|
||||
csr_set(CSR_MENVCFG, ENVCFG_SSE);
|
||||
else if (value == 0)
|
||||
csr_clear(CSR_MENVCFG, ENVCFG_SSE);
|
||||
else
|
||||
return SBI_EINVAL;
|
||||
|
||||
return SBI_OK;
|
||||
return fwft_menvcfg_set_bit(value, ENVCFG_SSE_SHIFT);
|
||||
}
|
||||
|
||||
static int fwft_get_sstack(struct fwft_config *conf, unsigned long *value)
|
||||
{
|
||||
unsigned long cfg;
|
||||
|
||||
cfg = csr_read(CSR_MENVCFG) & ENVCFG_SSE;
|
||||
*value = cfg != 0;
|
||||
|
||||
return SBI_OK;
|
||||
return fwft_menvcfg_read_bit(value, ENVCFG_SSE_SHIFT);
|
||||
}
|
||||
|
||||
#if __riscv_xlen > 32
|
||||
|
Reference in New Issue
Block a user