forked from Mirrors/opensbi
platform: generic: Add Renesas RZ/Five initial support
This commit provides basic support for the Renesas RZ/Five (R9A07G043F) SoC. The RZ/Five microprocessor includes a single RISC-V CPU Core (Andes AX45MP) 1.0 GHz, 16-bit DDR3L/DDR4 interface. Supported interfaces include: - Gigabit Ethernet 2ch - CAN interface (CAN-FD) 2ch - USB 2.0 interface 2ch - SD interface 2ch - AD converter 2ch Useful links: ------------- Links: https://www.renesas.com/us/en/products/microcontrollers-microprocessors/rz-mpus/rzfive-risc-v-general-purpose-microprocessors-risc-v-cpu-core-andes-ax45mp-single-10-ghz-2ch-gigabit-ethernet Links: http://www.andestech.com/en/products-solutions/andescore-processors/riscv-ax45mp/ Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Reviewed-by: Anup Patel <anup@brainfault.org>
This commit is contained in:

committed by
Anup Patel

parent
684090272a
commit
8b1617d13a
@@ -1,5 +1,6 @@
|
||||
CONFIG_PLATFORM_ALLWINNER_D1=y
|
||||
CONFIG_PLATFORM_ANDES_AE350=y
|
||||
CONFIG_PLATFORM_RENESAS_RZFIVE=y
|
||||
CONFIG_PLATFORM_SIFIVE_FU540=y
|
||||
CONFIG_PLATFORM_SIFIVE_FU740=y
|
||||
CONFIG_FDT_GPIO=y
|
||||
@@ -24,6 +25,7 @@ CONFIG_FDT_SERIAL=y
|
||||
CONFIG_FDT_SERIAL_CADENCE=y
|
||||
CONFIG_FDT_SERIAL_GAISLER=y
|
||||
CONFIG_FDT_SERIAL_HTIF=y
|
||||
CONFIG_FDT_SERIAL_RENESAS_SCIF=y
|
||||
CONFIG_FDT_SERIAL_SHAKTI=y
|
||||
CONFIG_FDT_SERIAL_SIFIVE=y
|
||||
CONFIG_FDT_SERIAL_LITEX=y
|
||||
|
Reference in New Issue
Block a user