Firmware/opensbi
8
0
Fork 0
forked from Mirrors/opensbi
Code Pull Requests Activity

lib: utils/serial: add semihosting support

Browse Source 
We add RISC-V semihosting based serial console for JTAG based early
debugging.

The RISC-V semihosting specification is available at:
https://github.com/riscv/riscv-semihosting-spec/blob/main/riscv-semihosting-spec.adoc

Signed-off-by: Anup Patel <apatel@ventanamicro.com>
Signed-off-by: Kautuk Consul <kconsul@ventanamicro.com>
Reviewed-by: Anup Patel <anup@brainfault.org>
This commit is contained in:
Kautuk Consul
2022-09-12 16:22:53 +05:30
committed by Anup Patel
parent 49372f2691
commit 7f09fba86e
6 changed files with 241 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
platform/generic/configs/defconfig
View File

@@ -28,3 +28,4 @@ CONFIG_FDT_SERIAL_UART8250=y
CONFIG_FDT_SERIAL_XILINX_UARTLITE=y
CONFIG_FDT_TIMER=y
CONFIG_FDT_TIMER_MTIMER=y
CONFIG_SERIAL_SEMIHOSTING=y