forked from Mirrors/opensbi
		
	platform: generic: thead: fix stale TLB entries for th1520/sg2042
The TLB entries remain functional all the time once added in T-HEAD th1520 and Sophgo sg2042 (even if the MMU is then disabled afterwards). If there are some stale TLB entries that contains the address of SBI, it will cause unexpected memory access and issue a illegal instruction error. To avoid this, a TLB flush is needed to drop these TLB entries before any memory access in the trap handler. To handle this workaroud, add a custom trap handler with executing TLB flush first in the T-HEAD platform to fix affected socs. Signed-off-by: Inochi Amaoto <inochiama@outlook.com> Reviewed-by: Anup Patel <anup@brainfault.org>
This commit is contained in:
		
				
					committed by
					
						
						Anup Patel
					
				
			
			
				
	
			
			
			
						parent
						
							b7e9d34edf
						
					
				
				
					commit
					3669153e06
				
			@@ -4,6 +4,7 @@ CONFIG_PLATFORM_RENESAS_RZFIVE=y
 | 
			
		||||
CONFIG_PLATFORM_SIFIVE_FU540=y
 | 
			
		||||
CONFIG_PLATFORM_SIFIVE_FU740=y
 | 
			
		||||
CONFIG_PLATFORM_STARFIVE_JH7110=y
 | 
			
		||||
CONFIG_PLATFORM_THEAD=y
 | 
			
		||||
CONFIG_FDT_GPIO=y
 | 
			
		||||
CONFIG_FDT_GPIO_DESIGNWARE=y
 | 
			
		||||
CONFIG_FDT_GPIO_SIFIVE=y
 | 
			
		||||
 
 | 
			
		||||
		Reference in New Issue
	
	Block a user