Firmware/opensbi
8
0
Fork 0
forked from Mirrors/opensbi
Code Pull Requests Activity

platform: Remove platform/thead

Browse Source 
We could use platform/generic instead, and won't use
platform/thead/c910 again.

Signed-off-by: Guo Ren <guoren@linux.alibaba.com>
Reviewed-by: Anup Patel <anup.patel@wdc.com>
This commit is contained in:
Guo Ren
2021-04-27 06:47:52 +00:00
committed by Anup Patel
parent bf3ef53bb7
commit 1db843622a
7 changed files with 0 additions and 259 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
platform/thead/c910/config.mk
View File

@@ -1,14 +0,0 @@
#
# SPDX-License-Identifier: BSD-2-Clause
#
# Compiler flags
platform-cppflags-y =
platform-cflags-y =
platform-asflags-y =
platform-ldflags-y =
# Blobs to build
FW_TEXT_START?=0x0
FW_JUMP=y
FW_JUMP_ADDR?=0x00200000

5
platform/thead/c910/objects.mk
View File

@@ -1,5 +0,0 @@
#
# SPDX-License-Identifier: BSD-2-Clause
#
platform-objs-y += platform.o

156
platform/thead/c910/platform.c
View File

@@ -1,156 +0,0 @@
/*
* SPDX-License-Identifier: BSD-2-Clause
*/
#include <sbi/riscv_encoding.h>
#include <sbi/riscv_io.h>
#include <sbi/sbi_console.h>
#include <sbi/sbi_const.h>
#include <sbi/sbi_hart.h>
#include <sbi/sbi_platform.h>
#include <sbi_utils/irqchip/plic.h>
#include <sbi_utils/serial/uart8250.h>
#include <sbi_utils/sys/clint.h>
#include "platform.h"
static struct c910_regs_struct c910_regs;
static struct clint_data clint = {
.addr = 0, /* Updated at cold boot time */
.first_hartid = 0,
.hart_count = C910_HART_COUNT,
.has_64bit_mmio = FALSE,
};
static int c910_early_init(bool cold_boot)
{
if (cold_boot) {
/* Load from boot core */
c910_regs.pmpaddr0 = csr_read(CSR_PMPADDR0);
c910_regs.pmpaddr1 = csr_read(CSR_PMPADDR1);
c910_regs.pmpaddr2 = csr_read(CSR_PMPADDR2);
c910_regs.pmpaddr3 = csr_read(CSR_PMPADDR3);
c910_regs.pmpaddr4 = csr_read(CSR_PMPADDR4);
c910_regs.pmpaddr5 = csr_read(CSR_PMPADDR5);
c910_regs.pmpaddr6 = csr_read(CSR_PMPADDR6);
c910_regs.pmpaddr7 = csr_read(CSR_PMPADDR7);
c910_regs.pmpcfg0 = csr_read(CSR_PMPCFG0);
c910_regs.mcor = csr_read(CSR_MCOR);
c910_regs.mhcr = csr_read(CSR_MHCR);
c910_regs.mccr2 = csr_read(CSR_MCCR2);
c910_regs.mhint = csr_read(CSR_MHINT);
c910_regs.mxstatus = csr_read(CSR_MXSTATUS);
c910_regs.plic_base_addr = csr_read(CSR_PLIC_BASE);
c910_regs.clint_base_addr =
c910_regs.plic_base_addr + C910_PLIC_CLINT_OFFSET;
} else {
/* Store to other core */
csr_write(CSR_PMPADDR0, c910_regs.pmpaddr0);
csr_write(CSR_PMPADDR1, c910_regs.pmpaddr1);
csr_write(CSR_PMPADDR2, c910_regs.pmpaddr2);
csr_write(CSR_PMPADDR3, c910_regs.pmpaddr3);
csr_write(CSR_PMPADDR4, c910_regs.pmpaddr4);
csr_write(CSR_PMPADDR5, c910_regs.pmpaddr5);
csr_write(CSR_PMPADDR6, c910_regs.pmpaddr6);
csr_write(CSR_PMPADDR7, c910_regs.pmpaddr7);
csr_write(CSR_PMPCFG0, c910_regs.pmpcfg0);
csr_write(CSR_MCOR, c910_regs.mcor);
csr_write(CSR_MHCR, c910_regs.mhcr);
csr_write(CSR_MHINT, c910_regs.mhint);
csr_write(CSR_MXSTATUS, c910_regs.mxstatus);
}
return 0;
}
static int c910_final_init(bool cold_boot)
{
return 0;
}
static int c910_irqchip_init(bool cold_boot)
{
/* Delegate plic enable into S-mode */
writel(C910_PLIC_DELEG_ENABLE,
(void *)c910_regs.plic_base_addr + C910_PLIC_DELEG_OFFSET);
return 0;
}
static int c910_ipi_init(bool cold_boot)
{
int rc;
if (cold_boot) {
clint.addr = c910_regs.clint_base_addr;
rc = clint_cold_ipi_init(&clint);
if (rc)
return rc;
}
return clint_warm_ipi_init();
}
static int c910_timer_init(bool cold_boot)
{
int ret;
if (cold_boot) {
clint.addr = c910_regs.clint_base_addr;
ret = clint_cold_timer_init(&clint, NULL);
if (ret)
return ret;
}
return clint_warm_timer_init();
}
static int c910_system_reset_check(u32 type, u32 reason)
{
return 1;
}
static void c910_system_reset(u32 type, u32 reason)
{
asm volatile ("ebreak");
}
int c910_hart_start(u32 hartid, ulong saddr)
{
csr_write(CSR_MRVBR, saddr);
csr_write(CSR_MRMR, csr_read(CSR_MRMR) | (1 << hartid));
return 0;
}
const struct sbi_platform_operations platform_ops = {
.early_init = c910_early_init,
.final_init = c910_final_init,
.irqchip_init = c910_irqchip_init,
.ipi_init = c910_ipi_init,
.ipi_send = clint_ipi_send,
.ipi_clear = clint_ipi_clear,
.timer_init = c910_timer_init,
.timer_event_start = clint_timer_event_start,
.system_reset_check = c910_system_reset_check,
.system_reset = c910_system_reset,
.hart_start = c910_hart_start,
};
const struct sbi_platform platform = {
.opensbi_version = OPENSBI_VERSION,
.platform_version = SBI_PLATFORM_VERSION(0x0, 0x01),
.name = "T-HEAD Xuantie c910",
.features = SBI_THEAD_FEATURES,
.hart_count = C910_HART_COUNT,
.hart_stack_size = SBI_PLATFORM_DEFAULT_HART_STACK_SIZE,
.platform_ops_addr = (unsigned long)&platform_ops
};

46
platform/thead/c910/platform.h
View File

@@ -1,46 +0,0 @@
/*
* SPDX-License-Identifier: BSD-2-Clause
*/
#ifndef _C910_PLATFORM_H_
#define _C910_PLATFORM_H_
#define C910_HART_COUNT 16
#define SBI_THEAD_FEATURES \
(SBI_PLATFORM_HAS_MFAULTS_DELEGATION | \
SBI_PLATFORM_HAS_HART_SECONDARY_BOOT)
#define CSR_MCOR 0x7c2
#define CSR_MHCR 0x7c1
#define CSR_MCCR2 0x7c3
#define CSR_MHINT 0x7c5
#define CSR_MXSTATUS 0x7c0
#define CSR_PLIC_BASE 0xfc1
#define CSR_MRMR 0x7c6
#define CSR_MRVBR 0x7c7
#define C910_PLIC_CLINT_OFFSET 0x04000000 /* 64M */
#define C910_PLIC_DELEG_OFFSET 0x001ffffc
#define C910_PLIC_DELEG_ENABLE 0x1
struct c910_regs_struct {
u64 pmpaddr0;
u64 pmpaddr1;
u64 pmpaddr2;
u64 pmpaddr3;
u64 pmpaddr4;
u64 pmpaddr5;
u64 pmpaddr6;
u64 pmpaddr7;
u64 pmpcfg0;
u64 mcor;
u64 mhcr;
u64 mccr2;
u64 mhint;
u64 mxstatus;
u64 plic_base_addr;
u64 clint_base_addr;
};
#endif /* _C910_PLATFORM_H_ */