FreeRTOS-RISCV/FreeRTOSv10.2.1/FreeRTOS/Source/portable/GCC/RISC-V
Eyck Jentzsch 4d8973e20b Initial version 2019-06-28 23:08:36 +02:00
..
chip_specific_extensions Initial version 2019-06-28 23:08:36 +02:00
port.c Initial version 2019-06-28 23:08:36 +02:00
portASM.S Initial version 2019-06-28 23:08:36 +02:00
portmacro.h Initial version 2019-06-28 23:08:36 +02:00
readme.txt Initial version 2019-06-28 23:08:36 +02:00

readme.txt

/*
 * The FreeRTOS kernel's RISC-V port is split between the the code that is
 * common across all currently supported RISC-V chips (implementations of the
 * RISC-V ISA), and code that tailors the port to a specific RISC-V chip:
 *
 * + FreeRTOS\Source\portable\GCC\RISC-V-RV32\portASM.S contains the code that
 *   is common to all currently supported RISC-V chips.  There is only one
 *   portASM.S file because the same file is built for all RISC-V target chips.
 *
 * + Header files called freertos_risc_v_chip_specific_extensions.h contain the
 *   code that tailors the FreeRTOS kernel's RISC-V port to a specific RISC-V
 *   chip.  There are multiple freertos_risc_v_chip_specific_extensions.h files
 *   as there are multiple RISC-V chip implementations.
 *
 * !!!NOTE!!!
 * TAKE CARE TO INCLUDE THE CORRECT freertos_risc_v_chip_specific_extensions.h
 * HEADER FILE FOR THE CHIP IN USE.  This is done using the assembler's (not the
 * compiler's!) include path.  For example, if the chip in use includes a core
 * local interrupter (CLINT) and does not include any chip specific register
 * extensions then add the path below to the assembler's include path:
 * FreeRTOS\Source\portable\GCC\RISC-V-RV32\chip_specific_extensions\RV32I_CLINT_no_extensions
 *
 */