79 lines
2.6 KiB
C++
79 lines
2.6 KiB
C++
/*******************************************************************************
|
|
* Copyright (C) 2017, MINRES Technologies GmbH
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are met:
|
|
*
|
|
* 1. Redistributions of source code must retain the above copyright notice,
|
|
* this list of conditions and the following disclaimer.
|
|
*
|
|
* 2. Redistributions in binary form must reproduce the above copyright notice,
|
|
* this list of conditions and the following disclaimer in the documentation
|
|
* and/or other materials provided with the distribution.
|
|
*
|
|
* 3. Neither the name of the copyright holder nor the names of its contributors
|
|
* may be used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
|
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* Contributors:
|
|
* eyck@minres.com - initial implementation
|
|
*
|
|
*
|
|
*******************************************************************************/
|
|
|
|
#include "sysc/SiFive/aon.h"
|
|
|
|
#include "scc/utilities.h"
|
|
#include "sysc/SiFive/gen/aon_regs.h"
|
|
|
|
namespace sysc {
|
|
|
|
aon::aon(sc_core::sc_module_name nm)
|
|
: sc_core::sc_module(nm)
|
|
, tlm_target<>(clk)
|
|
, NAMED(clk_i)
|
|
, NAMED(erst_n_i)
|
|
, NAMED(lfclkc_o)
|
|
, NAMED(rst_o)
|
|
, NAMEDD(regs, aon_regs) {
|
|
regs->registerResources(*this);
|
|
SC_METHOD(clock_cb);
|
|
sensitive << clk_i;
|
|
SC_METHOD(reset_cb);
|
|
sensitive << erst_n_i;
|
|
}
|
|
|
|
void aon::start_of_simulation() { rst_o = true; }
|
|
|
|
void aon::clock_cb() { this->clk = clk_i.read(); }
|
|
|
|
aon::~aon() {} // NOLINT
|
|
|
|
void aon::reset_cb() {
|
|
if (!erst_n_i.read()) {
|
|
regs->reset_start();
|
|
rst_o = true;
|
|
} else {
|
|
regs->reset_stop();
|
|
rst_o = false;
|
|
}
|
|
lfclkc_o.write(sc_core::sc_time(1 / 32768., sc_core::SC_SEC));
|
|
}
|
|
|
|
void aon::reset_internal_cb() {}
|
|
|
|
} /* namespace sysc */
|