Commit Graph

16 Commits

Author SHA1 Message Date
eb8365f4c3 Updated SC-Components 2019-04-11 05:40:02 +00:00
eyck
f69b529cab Fixed implementation of RV64 so that remaining riscv-test pass 2019-01-10 10:35:20 +00:00
769610d6fc Improved disassembly of running ISS 2018-11-24 20:29:24 +01:00
df03e90181 Adapted to vm_base refactoring (move into llvm package) 2018-11-22 20:28:36 +01:00
a576fdf8e5 Cleanup of templates 2018-11-19 10:45:50 +01:00
20b3665003 Back-ported DVCon turorial changes 2018-11-12 19:36:44 +01:00
a899d30556 Implemented basic HiFive1-like platform with PLL,tracing etc. 2018-07-13 20:04:07 +02:00
dfcc3ace66 Adapted generated code to support translation block linking 2018-05-15 18:50:11 +02:00
19b660962b Adapted descriptions to improved Core DSL and regenerated code 2018-05-01 18:33:55 +02:00
fc17686ff1 Cleanup of settings 2018-04-27 19:53:52 +02:00
cff4b1d33b template cleanup 2018-04-24 19:02:21 +02:00
ce98e2ad31 Added RV32D extension 2018-04-24 15:33:21 +02:00
48ad30dcae Added RV32F extension, fixed RV32M bugs 2018-04-24 11:05:11 +02:00
dcaf5467e8 Added Berkeley softfloat library
(http://www.jhauser.us/arithmetic/SoftFloat.html) with RISCV
specialization and cmake build
2018-04-24 10:25:37 +02:00
36be8b87f1 Added simple example plugin creating instruction histogram 2018-02-11 21:30:52 +00:00
c5a7adcef5 Refactored code generation to use custom templates 2018-02-09 18:34:26 +00:00