2018-11-08 13:31:28 +01:00
|
|
|
/*******************************************************************************
|
|
|
|
* Copyright (C) 2017, 2018 MINRES Technologies GmbH
|
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions are met:
|
|
|
|
*
|
|
|
|
* 1. Redistributions of source code must retain the above copyright notice,
|
|
|
|
* this list of conditions and the following disclaimer.
|
|
|
|
*
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright notice,
|
|
|
|
* this list of conditions and the following disclaimer in the documentation
|
|
|
|
* and/or other materials provided with the distribution.
|
|
|
|
*
|
|
|
|
* 3. Neither the name of the copyright holder nor the names of its contributors
|
|
|
|
* may be used to endorse or promote products derived from this software
|
|
|
|
* without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
|
|
|
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*
|
|
|
|
*******************************************************************************/
|
2017-08-27 12:10:38 +02:00
|
|
|
|
|
|
|
#include "util/ities.h"
|
2017-09-21 13:13:01 +02:00
|
|
|
#include <util/logging.h>
|
2017-08-27 12:10:38 +02:00
|
|
|
|
|
|
|
#include <elfio/elfio.hpp>
|
2017-08-29 16:56:11 +02:00
|
|
|
#include <iss/arch/rv32imac.h>
|
2017-08-27 12:10:38 +02:00
|
|
|
|
|
|
|
#ifdef __cplusplus
|
|
|
|
extern "C" {
|
|
|
|
#endif
|
|
|
|
#include <ihex.h>
|
|
|
|
#ifdef __cplusplus
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
#include <cstdio>
|
|
|
|
#include <cstring>
|
2017-09-22 11:23:23 +02:00
|
|
|
#include <fstream>
|
2017-08-27 12:10:38 +02:00
|
|
|
|
|
|
|
using namespace iss::arch;
|
|
|
|
|
2018-11-08 13:31:28 +01:00
|
|
|
constexpr std::array<const uint32_t, 39> iss::arch::traits<iss::arch::rv32imac>::RV32IMAC_reg_size;
|
|
|
|
constexpr std::array<const uint32_t, 40> iss::arch::traits<iss::arch::rv32imac>::RV32IMAC_reg_byte_offset;
|
2017-11-18 00:42:33 +01:00
|
|
|
|
2018-11-08 13:31:28 +01:00
|
|
|
rv32imac::rv32imac() {
|
|
|
|
reg.icount = 0;
|
|
|
|
reg.machine_state = 0x3;
|
|
|
|
}
|
|
|
|
|
|
|
|
rv32imac::~rv32imac() = default;
|
2017-08-27 12:10:38 +02:00
|
|
|
|
2017-08-29 16:56:11 +02:00
|
|
|
void rv32imac::reset(uint64_t address) {
|
2017-09-22 11:23:23 +02:00
|
|
|
for (size_t i = 0; i < traits<rv32imac>::NUM_REGS; ++i)
|
|
|
|
set_reg(i, std::vector<uint8_t>(sizeof(traits<rv32imac>::reg_t), 0));
|
|
|
|
reg.PC = address;
|
|
|
|
reg.NEXT_PC = reg.PC;
|
|
|
|
reg.trap_state = 0;
|
|
|
|
reg.machine_state = 0x3;
|
2017-08-27 12:10:38 +02:00
|
|
|
}
|
|
|
|
|
2017-09-22 11:23:23 +02:00
|
|
|
uint8_t *rv32imac::get_regs_base_ptr() { return reinterpret_cast<uint8_t *>(®); }
|
2017-08-27 12:10:38 +02:00
|
|
|
|
2017-12-15 14:13:22 +01:00
|
|
|
rv32imac::phys_addr_t rv32imac::virt2phys(const iss::addr_t &pc) {
|
2017-09-22 11:23:23 +02:00
|
|
|
return phys_addr_t(pc); // change logical address to physical address
|
2017-08-27 12:10:38 +02:00
|
|
|
}
|