HIFIVE1-VP/riscv/gen_input/minres_rv.core_desc

51 lines
1.3 KiB
Plaintext
Raw Normal View History

2017-08-27 12:10:38 +02:00
import "RV32IBase.core_desc"
import "RV32M.core_desc"
import "RV32A.core_desc"
import "RV32C.core_desc"
import "RV32F.core_desc"
2018-04-24 15:33:21 +02:00
import "RV32D.core_desc"
import "RV64IBase.core_desc"
2017-08-27 12:10:38 +02:00
//import "RV64M.core_desc"
import "RV64A.core_desc"
2017-08-27 12:10:38 +02:00
2018-02-06 12:34:34 +01:00
Core RV32IMAC provides RV32IBase, RV32M, RV32A, RV32IC {
2017-08-27 12:10:38 +02:00
template:"vm_riscv.in.cpp";
constants {
XLEN:=32;
PCLEN:=32;
// definitions for the architecture wrapper
2017-08-27 12:10:38 +02:00
// XL ZYXWVUTSRQPONMLKJIHGFEDCBA
MISA_VAL:=0b01000000000101000001000100000101;
2017-08-27 12:10:38 +02:00
PGSIZE := 4096; //1 << 12;
PGMASK := 4095; //PGSIZE-1
}
}
Core RV32GC provides RV32IBase, RV32M, RV32A, RV32IC, RV32F, RV32FC, RV32D, RV32DC {
constants {
XLEN:=32;
2018-04-24 15:33:21 +02:00
FLEN:=64;
PCLEN:=32;
// definitions for the architecture wrapper
// XL ZYXWVUTSRQPONMLKJIHGFEDCBA
MISA_VAL:=0b01000000000101000001000100101101;
PGSIZE := 4096; //1 << 12;
PGMASK := 4095; //PGSIZE-1
}
}
2017-11-23 14:48:18 +01:00
Core RV64IA provides RV64IBase, RV64A, RV32A {
template:"vm_riscv.in.cpp";
2017-08-27 12:10:38 +02:00
constants {
XLEN:=64;
PCLEN:=64;
// definitions for the architecture wrapper
// XL ZYXWVUTSRQPONMLKJIHGFEDCBA
2017-11-23 14:48:18 +01:00
MISA_VAL:=0b10000000000001000000000100000001;
PGSIZE := 4096; //1 << 12;
PGMASK := 4095; //PGSIZE-1
2017-08-27 12:10:38 +02:00
}
}