HIFIVE1-VP/riscv.sc/incl/sysc/SiFive/plic.h

58 lines
1.7 KiB
C
Raw Normal View History

/*******************************************************************************
* Copyright 2017 eyck@minres.com
2017-09-22 11:23:23 +02:00
*
* Licensed under the Apache License, Version 2.0 (the "License"); you may not
* use this file except in compliance with the License. You may obtain a copy
* of the License at
2017-09-22 11:23:23 +02:00
*
* http://www.apache.org/licenses/LICENSE-2.0
2017-09-22 11:23:23 +02:00
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
* License for the specific language governing permissions and limitations under
* the License.
******************************************************************************/
#ifndef _PLIC_H_
#define _PLIC_H_
2017-10-04 23:15:04 +02:00
#include <scc/register.h>
#include <scc/tlm_target.h>
namespace sysc {
class plic_regs;
class plic : public sc_core::sc_module, public scc::tlm_target<> {
public:
SC_HAS_PROCESS(plic);
sc_core::sc_in<sc_core::sc_time> clk_i;
2017-09-22 11:23:23 +02:00
sc_core::sc_in<bool> rst_i;
2017-10-04 23:15:04 +02:00
sc_core::sc_vector<sc_core::sc_in<bool>> global_interrupts_i;
sc_core::sc_out<bool> core_interrupt_o;
sc_core::sc_event raise_int_ev;
sc_core::sc_event clear_int_ev;
plic(sc_core::sc_module_name nm);
2017-10-04 23:15:04 +02:00
~plic() override;
2017-09-22 11:23:23 +02:00
protected:
void clock_cb();
void reset_cb();
2017-10-04 23:15:04 +02:00
void init_callbacks();
void global_int_port_cb();
void handle_pending_int();
void reset_pending_int(uint32_t irq);
void raise_core_interrupt();
void clear_core_interrupt();
sc_core::sc_time clk;
std::unique_ptr<plic_regs> regs;
2017-10-04 23:15:04 +02:00
std::function<bool(scc::sc_register<uint32_t>, uint32_t)> m_claim_complete_write_cb;
};
} /* namespace sysc */
#endif /* _PLIC_H_ */