HIFIVE1-VP/platform/gen_input/uart.rdl

46 lines
819 B
Plaintext
Raw Normal View History

2017-09-21 20:29:23 +02:00
regfile uart_regs {
reg {
name="txdata";
desc="Transmit data register";
2017-10-04 10:31:11 +02:00
field {} data[7:0];
field {} full[31:31];
2017-09-21 20:29:23 +02:00
} txdata @0x00;
reg {
name="rxdata";
desc="Receive data register";
2017-10-04 10:31:11 +02:00
field {} data[7:0];
field {} empty[31:31];
2017-09-21 20:29:23 +02:00
}rxdata @0x04;
reg {
name="txctrl";
desc="Transmit control register";
2017-10-04 10:31:11 +02:00
field {} txen[1];
field {} nstop[1];
field {} txcnt[18:16];
2017-09-21 20:29:23 +02:00
}txctrl @0x08;
reg {
name="rxctrl";
desc="Receive control register";
2017-10-04 10:31:11 +02:00
field {} rxen[1];
field {} rxcnt[18:16];
2017-09-21 20:29:23 +02:00
}rxctrl @0x0C;
reg {
name="ie";
desc="UART interrupt enable";
2017-10-04 10:31:11 +02:00
field{} txwm[1];
field{} rxwm[1];
2017-09-21 20:29:23 +02:00
}ie @0x10;
reg {
name="ip";
desc="UART Interrupt pending";
2017-10-04 10:31:11 +02:00
field{} txwm[1];
field{} rxwm[1];
2017-09-21 20:29:23 +02:00
} ip @0x14;
reg {
name="div";
desc="Baud rate divisor";
2017-10-04 10:31:11 +02:00
field{} div[16];
2017-09-21 20:29:23 +02:00
} div @0x18;
};