HIFIVE1-VP/platform/incl/sysc/SiFive/gen/clint_regs.h

81 lines
3.0 KiB
C
Raw Normal View History

2018-11-08 13:31:28 +01:00
/*******************************************************************************
* Copyright (C) 2017, 2018 MINRES Technologies GmbH
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* 1. Redistributions of source code must retain the above copyright notice,
* this list of conditions and the following disclaimer.
*
* 2. Redistributions in binary form must reproduce the above copyright notice,
* this list of conditions and the following disclaimer in the documentation
* and/or other materials provided with the distribution.
*
* 3. Neither the name of the copyright holder nor the names of its contributors
* may be used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
*******************************************************************************/
2017-10-04 10:31:11 +02:00
#ifndef _CLINT_REGS_H_
#define _CLINT_REGS_H_
#include <scc/register.h>
#include <scc/tlm_target.h>
2018-11-08 13:31:28 +01:00
#include <scc/utilities.h>
#include <util/bit_field.h>
2017-10-04 10:31:11 +02:00
namespace sysc {
2018-11-08 13:31:28 +01:00
class clint_regs : public sc_core::sc_module, public scc::resetable {
2017-10-04 10:31:11 +02:00
public:
// storage declarations
BEGIN_BF_DECL(msip_t, uint32_t);
2018-11-08 13:31:28 +01:00
BF_FIELD(msip, 0, 1);
2017-10-04 10:31:11 +02:00
END_BF_DECL() r_msip;
2018-11-08 13:31:28 +01:00
2017-10-04 10:31:11 +02:00
uint64_t r_mtimecmp;
2018-11-08 13:31:28 +01:00
2017-10-04 10:31:11 +02:00
uint64_t r_mtime;
2018-11-08 13:31:28 +01:00
2017-10-04 10:31:11 +02:00
// register declarations
scc::sc_register<msip_t> msip;
scc::sc_register<uint64_t> mtimecmp;
scc::sc_register<uint64_t> mtime;
2018-11-08 13:31:28 +01:00
2017-10-04 10:31:11 +02:00
clint_regs(sc_core::sc_module_name nm);
2018-11-08 13:31:28 +01:00
template <unsigned BUSWIDTH = 32> void registerResources(scc::tlm_target<BUSWIDTH> &target);
2017-10-04 10:31:11 +02:00
};
}
//////////////////////////////////////////////////////////////////////////////
// member functions
//////////////////////////////////////////////////////////////////////////////
inline sysc::clint_regs::clint_regs(sc_core::sc_module_name nm)
: sc_core::sc_module(nm)
, NAMED(msip, r_msip, 0, *this)
, NAMED(mtimecmp, r_mtimecmp, 0, *this)
2018-11-08 13:31:28 +01:00
, NAMED(mtime, r_mtime, 0, *this) {}
2017-10-04 10:31:11 +02:00
2018-11-08 13:31:28 +01:00
template <unsigned BUSWIDTH> inline void sysc::clint_regs::registerResources(scc::tlm_target<BUSWIDTH> &target) {
2017-10-04 10:31:11 +02:00
target.addResource(msip, 0x0UL);
target.addResource(mtimecmp, 0x4000UL);
target.addResource(mtime, 0xbff8UL);
}
#endif // _CLINT_REGS_H_