HIFIVE1-VP/platform/gen_input/fe310.rdl

26 lines
646 B
Plaintext
Raw Permalink Normal View History

`include "gpio.rdl"
`include "uart.rdl"
`include "spi.rdl"
2018-11-08 13:31:28 +01:00
`include "pwm.rdl"
`include "plic.rdl"
2017-10-04 10:31:11 +02:00
`include "aon.rdl"
`include "prci.rdl"
`include "clint.rdl"
addrmap e300_plat_t {
2017-10-04 10:31:11 +02:00
lsb0;
clint_regs clint @0x02000000;
plic_regs plic @0x0C000000;
aon_regs aon @0x10000000;
prci_regs prci @0x10008000;
gpio_regs gpio0 @0x10012000;
2017-10-04 10:31:11 +02:00
uart_regs uart0 @0x10013000;
spi_regs qspi0 @0x10014000;
2018-11-08 13:31:28 +01:00
pwm_regs pwm0 @0x10015000;
uart_regs uart1 @0x10023000;
spi_regs qspi1 @0x10024000;
2018-11-08 13:31:28 +01:00
pwm_regs pwm1 @0x10025000;
spi_regs qspi2 @0x10034000;
2018-11-08 13:31:28 +01:00
pwm_regs pwm2 @0x10035000;
} e300_plat;