mirror of
https://github.com/riscv-software-src/opensbi.git
synced 2025-08-30 01:51:23 +01:00

As per the RISC-V ISA, mideleg and medeleg registers should not exist if S-mode is not present for a hart. We shouldn't access these CSRs if non S-mode harts. Signed-off-by: Atish Patra <atish.patra@wdc.com>