mirror of
https://github.com/riscv-software-src/opensbi.git
synced 2025-08-24 23:41:23 +01:00
ce7c490719
Move Andes PLICSW ipi device to fdt ipi framework, this patch is based
on Leo's modified IPI scheme on PLICSW.
Current IPI scheme uses bit 0 of pending reigster on PLICSW to send IPI
from hart 0 to hart 7, but bit 0 needs to be hardwired to 0 according
to spec. After some investigation, self-IPI seems to be seldom or never
used, so we re-order the IPI scheme to support 8 core platforms.
dts example (Quad-core AX45MP):
plicsw: interrupt-controller@e6400000 {
compatible = "andestech,plicsw";
reg = <0x00000000 0xe6400000 0x00000000 0x00400000>;
interrupts-extended = <&CPU0_intc 3
&CPU1_intc 3
&CPU2_intc 3
&CPU3_intc 3>;
interrupt-controller;
#address-cells = <2>;
#interrupt-cells = <2>;
};
Signed-off-by: Yu Chien Peter Lin <peterlin@andestech.com>
Reviewed-by: Anup Patel <anup@brainfault.org>
35 lines
627 B
Plaintext
35 lines
627 B
Plaintext
# SPDX-License-Identifier: BSD-2-Clause
|
|
|
|
config PLATFORM_ANDES_AE350
|
|
bool
|
|
select FDT
|
|
select FDT_SERIAL
|
|
select FDT_SERIAL_UART8250
|
|
select FDT_TIMER
|
|
select FDT_TIMER_PLMT
|
|
select FDT_RESET
|
|
select FDT_RESET_ATCWDT200
|
|
select FDT_IRQCHIP
|
|
select FDT_IRQCHIP_PLIC
|
|
select FDT_IPI
|
|
select FDT_IPI_PLICSW
|
|
default y
|
|
|
|
if PLATFORM_ANDES_AE350
|
|
|
|
config PLATFORM_ANDES_AE350_NAME
|
|
string "Platform default name"
|
|
default "Andes AE350"
|
|
|
|
config PLATFORM_ANDES_AE350_MAJOR_VER
|
|
int "Platform major version"
|
|
range 0 65535
|
|
default 0
|
|
|
|
config PLATFORM_ANDES_AE350_MINOR_VER
|
|
int "Platform minor version"
|
|
range 0 65535
|
|
default 1
|
|
|
|
endif
|