mirror of
https://github.com/riscv-software-src/opensbi.git
synced 2025-08-24 23:41:23 +01:00
fb84879e66
OpenPiton is a research platform from Princeton University [1]. "OpenPiton is the world's first open source, general purpose, multithreaded manycore processor. It is a tiled manycore framework scalable from one to 1/2 billion cores." Add OpenSBI support for OpenPiton. As it is based on ariane core, it reuses the platform code from arine project. [1]. https://github.com/PrincetonUniversity/openpiton Signed-off-by: Atish Patra <atish.patra@wdc.com> Reviewed-by: Anup Patel <anup.patel@wdc.com>
36 lines
790 B
Makefile
36 lines
790 B
Makefile
#
|
|
# SPDX-License-Identifier: BSD-2-Clause
|
|
#
|
|
# Copyright (c) 2020 Western Digital Corporation or its affiliates.
|
|
#
|
|
|
|
#for more infos, check out /platform/template/config.mk
|
|
|
|
PLATFORM_RISCV_XLEN = 64
|
|
|
|
# Blobs to build
|
|
FW_TEXT_START=0x80000000
|
|
FW_JUMP=n
|
|
|
|
ifeq ($(PLATFORM_RISCV_XLEN), 32)
|
|
# This needs to be 4MB aligned for 32-bit support
|
|
FW_JUMP_ADDR=0x80400000
|
|
else
|
|
# This needs to be 2MB aligned for 64-bit support
|
|
FW_JUMP_ADDR=0x80200000
|
|
endif
|
|
FW_JUMP_FDT_ADDR=0x82200000
|
|
|
|
# Firmware with payload configuration.
|
|
FW_PAYLOAD=y
|
|
|
|
ifeq ($(PLATFORM_RISCV_XLEN), 32)
|
|
# This needs to be 4MB aligned for 32-bit support
|
|
FW_PAYLOAD_OFFSET=0x400000
|
|
else
|
|
# This needs to be 2MB aligned for 64-bit support
|
|
FW_PAYLOAD_OFFSET=0x200000
|
|
endif
|
|
FW_PAYLOAD_FDT_ADDR=0x82200000
|
|
FW_PAYLOAD_ALIGN=0x1000
|