mirror of
https://github.com/riscv-software-src/opensbi.git
synced 2026-10-24 04:32:05 +01:00
The HPM feature detector and CSR emulator build mhpm_mask bits with a plain signed 1. Both macro families expand through counter 31, so the last expansion evaluates 1 << 31 and shifts a signed int into its sign bit. Use BIT() at both sites. The mask is unsigned and bit 31 is part of the represented HPM counter set. Fixes:c744ed77b1("lib: sbi_pmu: Enable noncontigous hpm event and counters") Fixes:ee1f83ca84("lib: sbi_pmu: remove mhpm_count field in hart feature") Signed-off-by: Pengpeng Hou <pengpeng@iscas.ac.cn> Reviewed-by: Anup Patel <anup@brainfault.org> Link: https://lore.kernel.org/r/20260828142354.13035-1-pengpeng@iscas.ac.cn Signed-off-by: Anup Patel <anup@brainfault.org>