mirror of
https://github.com/riscv-software-src/opensbi.git
synced 2026-09-29 19:01:47 +01:00
Set up the memory attribute for the XOR RAM, MRAS memory, and RSC table used by the DSPs as non-cacheable and bufferable during final init. Signed-off-by: Benoît Monin <benoit.monin@bootlin.com> Reviewed-by: Anup Patel <anup@brainfault.org> Link: https://lore.kernel.org/r/20260902-mt2824-pma-v1-1-ada8f836365d@bootlin.com Signed-off-by: Anup Patel <anup@brainfault.org>