mirror of
https://github.com/riscv-software-src/opensbi.git
synced 2025-08-24 23:41:23 +01:00
69448a0790
This removes platform-specific arguments to plic_warm_irqchip_init(), which makes the driver independent from the platform after cold init, and allows for further refactoring. Signed-off-by: Samuel Holland <samuel.holland@sifive.com> Reviewed-by: Anup Patel <anup@brainfault.org>
53 lines
1.4 KiB
C
53 lines
1.4 KiB
C
/*
|
|
* SPDX-License-Identifier: BSD-2-Clause
|
|
*
|
|
* Copyright (c) 2019 Western Digital Corporation or its affiliates.
|
|
*
|
|
* Authors:
|
|
* Anup Patel <anup.patel@wdc.com>
|
|
*/
|
|
|
|
#ifndef __IRQCHIP_PLIC_H__
|
|
#define __IRQCHIP_PLIC_H__
|
|
|
|
#include <sbi/sbi_types.h>
|
|
|
|
struct plic_data {
|
|
unsigned long addr;
|
|
unsigned long size;
|
|
unsigned long num_src;
|
|
unsigned long flags;
|
|
s16 context_map[][2];
|
|
};
|
|
|
|
/** Work around a bug on Ariane that requires enabling interrupts at boot */
|
|
#define PLIC_FLAG_ARIANE_BUG BIT(0)
|
|
/** PLIC must be delegated to S-mode like T-HEAD C906 and C910 */
|
|
#define PLIC_FLAG_THEAD_DELEGATION BIT(1)
|
|
|
|
#define PLIC_M_CONTEXT 0
|
|
#define PLIC_S_CONTEXT 1
|
|
|
|
#define PLIC_DATA_SIZE(__hart_count) (sizeof(struct plic_data) + \
|
|
(__hart_count) * 2 * sizeof(s16))
|
|
|
|
/* So far, priorities on all consumers of these functions fit in 8 bits. */
|
|
void plic_priority_save(const struct plic_data *plic, u8 *priority, u32 num);
|
|
|
|
void plic_priority_restore(const struct plic_data *plic, const u8 *priority,
|
|
u32 num);
|
|
|
|
void plic_delegate(const struct plic_data *plic);
|
|
|
|
void plic_context_save(const struct plic_data *plic, bool smode,
|
|
u32 *enable, u32 *threshold, u32 num);
|
|
|
|
void plic_context_restore(const struct plic_data *plic, bool smode,
|
|
const u32 *enable, u32 threshold, u32 num);
|
|
|
|
int plic_warm_irqchip_init(const struct plic_data *plic);
|
|
|
|
int plic_cold_irqchip_init(const struct plic_data *plic);
|
|
|
|
#endif
|