mirror of
https://github.com/riscv-software-src/opensbi.git
synced 2026-02-28 10:11:48 +00:00
9ffacc8ae1
Refactor ATCSMU (System Management Unit) support by moving it from a system utility into a dedicated FDT-based HSM driver. Key changes include: - Moving the functions in lib/utils/sys/atcsmu.c into the new HSM driver - Moving hart start and stop operations on AE350 platform into the new HSM driver - Converting the assembly-based functions in sleep.S to C code for the readability - Updating the ATCWDT200 driver Signed-off-by: Ben Zong-You Xie <ben717@andestech.com> Signed-off-by: Leo Yu-Chi Liang <ycliang@andestech.com> Link: https://lore.kernel.org/r/20251229071914.1451587-2-ben717@andestech.com Signed-off-by: Anup Patel <anup@brainfault.org>
103 lines
2.6 KiB
C
103 lines
2.6 KiB
C
/*
|
|
* SPDX-License-Identifier: BSD-2-Clause
|
|
*
|
|
* Copyright (c) 2025 Andes Technology Corporation
|
|
*/
|
|
|
|
#include <libfdt.h>
|
|
#include <sbi/riscv_io.h>
|
|
#include <sbi/sbi_ecall_interface.h>
|
|
#include <sbi/sbi_error.h>
|
|
#include <sbi/sbi_hart.h>
|
|
#include <sbi/sbi_system.h>
|
|
#include <sbi_utils/fdt/fdt_driver.h>
|
|
#include <sbi_utils/fdt/fdt_helper.h>
|
|
#include <sbi_utils/hsm/fdt_hsm_andes_atcsmu.h>
|
|
|
|
#define ATCWDT200_WP_NUM 0x5aa5
|
|
#define WREN_REG 0x18
|
|
#define CTRL_REG 0x10
|
|
#define RST_TIME_OFF 8
|
|
#define RST_TIME_MSK (0x3 << RST_TIME_OFF)
|
|
#define RST_CLK_128 (0 << RST_TIME_OFF)
|
|
#define RST_CLK_256 (1 << RST_TIME_OFF)
|
|
#define RST_CLK_512 (2 << RST_TIME_OFF)
|
|
#define RST_CLK_1024 (3 << RST_TIME_OFF)
|
|
#define INT_TIME_OFF 4
|
|
#define INT_TIME_MSK (0xf << INT_TIME_OFF)
|
|
#define INT_CLK_64 (0 << INT_TIME_OFF)
|
|
#define INT_CLK_256 (1 << INT_TIME_OFF)
|
|
#define INT_CLK_1024 (2 << INT_TIME_OFF)
|
|
#define INT_CLK_2048 (3 << INT_TIME_OFF)
|
|
#define INT_CLK_4096 (4 << INT_TIME_OFF)
|
|
#define INT_CLK_8192 (5 << INT_TIME_OFF)
|
|
#define INT_CLK_16384 (6 << INT_TIME_OFF)
|
|
#define INT_CLK_32768 (7 << INT_TIME_OFF)
|
|
#define RST_EN (1 << 3)
|
|
#define INT_EN (1 << 2)
|
|
#define CLK_PCLK (1 << 1)
|
|
#define WDT_EN (1 << 0)
|
|
|
|
#define AE350_FLASH_BASE 0x80000000
|
|
|
|
static volatile char *wdt_addr = NULL;
|
|
|
|
static int ae350_system_reset_check(u32 type, u32 reason)
|
|
{
|
|
switch (type) {
|
|
case SBI_SRST_RESET_TYPE_COLD_REBOOT:
|
|
return 1;
|
|
case SBI_SRST_RESET_TYPE_SHUTDOWN:
|
|
case SBI_SRST_RESET_TYPE_WARM_REBOOT:
|
|
default:
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
static void ae350_system_reset(u32 type, u32 reason)
|
|
{
|
|
sbi_for_each_hartindex(i)
|
|
if (atcsmu_set_reset_vector(AE350_FLASH_BASE, i))
|
|
goto fail;
|
|
|
|
/* Program WDT control register */
|
|
writew(ATCWDT200_WP_NUM, wdt_addr + WREN_REG);
|
|
writel(INT_CLK_32768 | INT_EN | RST_CLK_128 | RST_EN | WDT_EN,
|
|
wdt_addr + CTRL_REG);
|
|
|
|
fail:
|
|
sbi_hart_hang();
|
|
}
|
|
|
|
static struct sbi_system_reset_device atcwdt200_reset = {
|
|
.name = "atcwdt200",
|
|
.system_reset_check = ae350_system_reset_check,
|
|
.system_reset = ae350_system_reset,
|
|
};
|
|
|
|
static int atcwdt200_reset_init(const void *fdt, int nodeoff,
|
|
const struct fdt_match *match)
|
|
{
|
|
uint64_t reg_addr;
|
|
int rc;
|
|
|
|
rc = fdt_get_node_addr_size(fdt, nodeoff, 0, ®_addr, NULL);
|
|
if (rc < 0 || !reg_addr)
|
|
return SBI_ENODEV;
|
|
|
|
wdt_addr = (volatile char *)(unsigned long)reg_addr;
|
|
sbi_system_reset_add_device(&atcwdt200_reset);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct fdt_match atcwdt200_reset_match[] = {
|
|
{ .compatible = "andestech,atcwdt200" },
|
|
{},
|
|
};
|
|
|
|
const struct fdt_driver fdt_reset_atcwdt200 = {
|
|
.match_table = atcwdt200_reset_match,
|
|
.init = atcwdt200_reset_init,
|
|
};
|